Decimation filter having a selectable decimation filtering at least one externally derived stream of quantized electrical signals with a predetermined signal rate, comprising: - a coefficient generator (10) wherein the coefficient generator (10) in response to a set (M) of externally derived selection signals for a decimation separate normalized coefficient signal at a respective output a plurality of outputs (12) provides. - an N-bit counter (20) controlled by a predetermined count clock signal at each of the N counter outputs provide a separate counter output signal, where N is a predetermined integer with the proviso that 2 - a processor coupled to the N-bit counter inverter for receiving each counter output signal, said inverter dependent selectively each received counter output signal is either inverted by an inverter control signal or not, and - a Normalisierschaltung (400) adapted for receiving each output signal from the inverter and externally calculated as a function of the set ...
[1]
D. B. Ribner,et al.
A comparison of modulator networks for high-order oversampled Sigma Delta analog-to-digital converters
,
1991
.
[2]
H. Sailer,et al.
A Programmable Mixed Signal ASIC For Power Management
,
1992,
1992 Proceedings of the IEEE Custom Integrated Circuits Conference.
[3]
James C. Candy,et al.
A Use of Limit Cycle Oscillations to Obtain Robust Analog-to-Digital Converters
,
1974,
IEEE Trans. Commun..
[4]
K. Fujino,et al.
A Programmable Mixed-signal ASIC For Power Metering
,
1991,
1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.