A scalable delay insensitive asynchronous NoC with adaptive routing

Network-on-Chip (NoC) is a very practical and achievable approach to overcome bus limitation problems. However as NoC size increases, clock distribution becomes a major problem in Network-on-Chip systems. Large synchronous NoCs require a fine and complex design of clock tree which leads to large areas and high power consumption. In this paper, we propose an asynchronous NoC (ANoC) that features asynchronous links and asynchronous adaptive routing mechanism. Routers and links are based on Quasi Delay Insensitive (QDI) logic and they only require minimum timing assumptions. This makes the proposed design very scalable and suitable for large Global Asynchronous Local Synchronous Systems. The experiment results show that our proposed ANoC outperforms the synchronous NoC especially when the NoC size becomes large.

[1]  Peter A. Beerel,et al.  High-speed QDI asynchronous pipelines , 2002, Proceedings Eighth International Symposium on Asynchronous Circuits and Systems.

[2]  Andrew B. Kahng,et al.  ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[3]  Andrew M Lines,et al.  Pipelined Asynchronous Circuits , 1998 .

[4]  Stephen B. Furber,et al.  Chain: A Delay-Insensitive Chip Area Interconnect , 2002, IEEE Micro.

[5]  Alain Greiner,et al.  A Low Cost Network-on-Chip with Guaranteed Service Well Suited to the GALS Approach , 2006, 2006 1st International Conference on Nano-Networks and Workshops.

[6]  Andrew Lines.  Nexus: an asynchronous crossbar interconnect for synchronous system-on-chip designs , 2003, 11th Symposium on High Performance Interconnects, 2003. Proceedings..

[7]  Saurabh Dighe,et al.  An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[8]  William J. Dally,et al.  Digital systems engineering , 1998 .

[9]  Seung Eun Lee,et al.  On Design and Analysis of a Feasible Network-on-Chip (NoC) Architecture , 2007, Fourth International Conference on Information Technology (ITNG'07).

[10]  Jens Sparsø,et al.  A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip , 2005, Design, Automation and Test in Europe.

[11]  Fabien Clermidy,et al.  An asynchronous NOC architecture providing low latency service and its multi-level design framework , 2005, 11th IEEE International Symposium on Asynchronous Circuits and Systems.

[12]  Lynn Conway,et al.  Introduction to VLSI systems , 1978 .

[13]  Johnny Öberg,et al.  Reducing power and latency in 2-D mesh NoCs using globally pseudochronous locally synchronous clocking , 2004, International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004..

[14]  Luciano Lavagno,et al.  Asynchronous on-chip networks , 2005 .

[15]  Eby G. Friedman,et al.  System Timing , 2000, The VLSI Handbook.

[16]  Alain Greiner,et al.  Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures , 2007, First International Symposium on Networks-on-Chip (NOCS'07).