Design and assembly of a double-sided 3D package with a controller and a DRAM stack

The microelectronic packaging field is moving into the third dimension for miniaturization, low power consumption, and better performance. In this paper, we present a double-sided flip-chip organic substrate with a memory controller on one side of the package, and 3D stacked disaggregated memory chips on the other side of the package. This design allows the controller to interface with the DRAM stack directly through the substrate providing the shortest possible interconnect path, and thus achieving the fastest signaling speed. However, this double-sided flip chip on organic substrate also causes yield, assembly, test, and reliability challenges. In order to optimize the assembly process, a sequential 3D finite-element model was developed to simulate the package assembly process. In these simulations, various assembly process sequences were simulated with different conditions and materials. In addition, a probing test model was also built to study the connectivity of the Land Grid Array (LGA) pin array with the PCB sockets. Results show that the careful selection of assembly steps and package materials are crucial for the successful package assembly and also important for the probing test.

[1]  Reliable Design of TSV in Free-Standing Wafers and 3D Integrated Packages , 2011 .

[2]  Lesley Anne Polka.  Package Technology to Address the Memory Bandwidth Challenge for Terascale Computing , 2007 .

[3]  Shen-Haw Ju,et al.  Creep-Fatigue Damage Analysis of Solder Joints , 1994 .

[4]  Xi Liu,et al.  Hygro-Thermo-Mechanical Reliability Assessment of a Thermal Interface Material for a Ball Grid Array Package Assembly , 2010 .

[5]  Rao Tummala,et al.  Ultra-high I/O density glass/silicon interposers for high bandwidth smart mobile applications , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[6]  R. Tummala,et al.  Thermo-mechanical behavior of through silicon vias in a 3D integrated package with inter-chip microbumps , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[7]  M. Kawano,et al.  Three-Dimensional Packaging Technology for Stacked DRAM With 3-Gb/s Data Transfer , 2008, IEEE Transactions on Electron Devices.

[8]  M. Tago,et al.  A novel "SMAFTI" package for inter-chip wide-band data transfer , 2006, 56th Electronic Components and Technology Conference 2006.

[9]  R. Iannuzzelli.  Predicting plated-through-hole reliability in high temperature manufacturing processes , 1991, 1991 Proceedings 41st Electronic Components & Technology Conference.

[10]  J. Wilson,et al.  Co-design and optimization of a 256-GB/s 3D IC package with a controller and stacked DRAM , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[11]  N. Takahashi,et al.  Vertical Integration of Stacked DRAM and High-Speed Logic Device Using SMAFTI Technology , 2009, IEEE Transactions on Advanced Packaging.