Power analysis of DRAMs
暂无分享,去创建一个
Power consumption for a dynamic random access memory (DRAM) is specified in a data sheet for active and standby mode as maximum average values. Further insight into DRAM operation can be gained by analyzing time behavior of the active current. Average current measurement techniques are presented in this paper to analyze time dependent current components and to calculate bitline and interbitline capacitances from power consumption.
[1] T. Ohsawa,et al. An experimental 4-Mbit CMOS DRAM , 1986 .
[2] John K. DeBrosse,et al. Flexible test mode approach for 256-Mb DRAM , 1997 .
[3] Eiji Takeda,et al. An experimental 1.5-V 64-Mb DRAM , 1991 .