INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & MANAGEMENT TWO DIMENSIONAL LOW LATENCY NOC ROUTER BY WORMHOLE SWITCHING

Network on Chip (NoC) is an approach to designing communication subsystem between intelligent property (IP) cores in a system on chip (SoC). Packet switch ed networks are being proposed as a global communication architecture for future system-on-chip (SoC) design s. In this project, we propose a design and impleme nt a wormhole router supporting multicast for Network-on-chip. Wormhole routing is a network flow control mechanism which decomposes a packet into smaller flits and delivers the flits in a pipelined fashion. It has good performance and small buffering requirements. The i mplementations are at the RT level using VHDL and they are synthesizable. First, based on virtual cut thro ugh router model, a unicast router is implemented a nd validated and based on the wormhole switching mode the multicast router architecture is designed and implemented . A Wormhole input queued 2-D mesh router is created to verify the capability of our router.

[1]  Luca Benini,et al.  Network-on-chip architectures and design methods , 2005 .

[2]  Brent Nelson,et al.  PNoC: a flexible circuit-switched NoC for FPGA-based systems , 2006 .

[3]  Jörg Henkel,et al.  A design methodology for application-specific networks-on-chip , 2006, TECS.

[4]  Philippe Martin.  Design of a virtual component neutral network-on-chip transaction layer , 2005, Design, Automation and Test in Europe.

[5]  Alain Greiner,et al.  A Low Cost Network-on-Chip with Guaranteed Service Well Suited to the GALS Approach , 2006, 2006 1st International Conference on Nano-Networks and Workshops.

[6]  Henry Hoffmann,et al.  The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs , 2002, IEEE Micro.

[7]  Axel Jantsch,et al.  Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[8]  Axel Jantsch,et al.  Networks on chip , 2003 .

[9]  Dake Liu,et al.  SoCBUS: switched network on chip for hard real time embedded systems , 2003, Proceedings International Parallel and Distributed Processing Symposium.

[10]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[11]  Sujit Dey,et al.  An Interconnect Architecture for Networking Systems on Chips , 2002, IEEE Micro.

[12]  Axel Jantsch,et al.  A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[13]  Drew Wingard.  MicroNetwork-based integration for SOCs , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[14]  Alain Greiner,et al.  A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.

[15]  Rudy Lauwereins,et al.  Topology adaptive network-on-chip design and implementation , 2005 .

[16]  Manfred Glesner,et al.  Deadlock-free routing and component placement for irregular mesh-based networks-on-chip , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..