An FPGA-Integrated Time-to-Digital Converter Based on a Ring Oscillator for Programmable Delay Line Resolution Measurement

We describe the architecture of a time-to-digital converter (TDC), specially intended to measure the delay resolution of a programmable delay line (PDL). The configuration, which consists of a ring oscillator, a frequency divider (FD), and a period measurement circuit (PMC), is implemented in a field programmable gate array (FPGA) device. The ring oscillator realized in loop containing a PDL and a look-up table (LUT) generates periodic oscillatory pulses. The FD amplifies the oscillatory period from nanosecond range to microsecond range. The time-to-digital conversion is based on counting the number of clock cycles between two consecutive pulses of the FD by the PMC. Experiments have been conducted to verify the performance of the TDC. The achieved relative errors for four PDLs are within 0.50%–1.21% and the TDC has an equivalent resolution of about 0.4 ps.

[1]  SeongHwan Cho,et al.  A 9b, 1.12ps resolution 2.5b/stage pipelined time-to-digital converter in 65nm CMOS using time-register , 2013, 2013 Symposium on VLSI Circuits.

[2]  Poki Chen,et al.  FPGA Vernier Digital-to-Time Converter With 1.58 ps Resolution and 59.3 Minutes Operation Range , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Jae-Yoon Sim,et al.  A 1.25 ps Resolution 8b Cyclic TDC in 0.13 $\mu$m CMOS , 2012, IEEE Journal of Solid-State Circuits.

[4]  Akira Matsuzawa,et al.  A 0.84ps-LSB 2.47mW time-to-digital converter using charge pump and SAR-ADC , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[5]  S. Ballandras,et al.  A stroboscopic approach to surface acoustic wave delay line interrogation , 2013, 2013 Joint European Frequency and Time Forum & International Frequency Control Symposium (EFTF/IFC).

[6]  Nuno Paulino,et al.  Digitally programmable delay-locked-loop with variable charge pump current , 2010, Proceedings of the 17th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2010.

[7]  Ram M. Narayanan,et al.  Acoustooptic correlation processing in random noise radar , 2004, IEEE Geoscience and Remote Sensing Letters.

[8]  Adolfo Steiger-Garção,et al.  Design of a digitally programmable delay-locked-loop for a low-cost ultra wide band radar receiver , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[9]  R. Fontaine,et al.  FPGA-Based Self-Calibrating Time-to-Digital Converter for Time-of-Flight Experiments , 2009, IEEE Transactions on Nuclear Science.

[10]  Hansraj Guhilot,et al.  Area efficient vernier Time to Digital Converter(TDC) with improved resolution using identical ring oscillators on FPGA , 2013, INTERNATIONAL CONFERENCE ON SMART STRUCTURES AND SYSTEMS - ICSSS'13.

[11]  Malihe Zarre Dooghabadi,et al.  A linear IR-UWB MIMO radar array , 2013, 2013 IEEE International Conference on Ultra-Wideband (ICUWB).

[12]  C. Levin,et al.  FPGA-based time-to-digital converter for time-of-flight PET detector , 2012, 2012 IEEE Nuclear Science Symposium and Medical Imaging Conference Record (NSS/MIC).