A variant of a radix-10 combinational multiplier
暂无分享,去创建一个
[1] DANIEL D. GAJSKI. Parallel Compressors , 1980, IEEE Transactions on Computers.
[2] Michael F. Cowlishaw,et al. Decimal floating-point: algorism for computers , 2003, Proceedings 2003 16th IEEE Symposium on Computer Arithmetic.
[3] Michael J. Schulte,et al. Decimal multiplication via carry-save addition , 2003, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003.
[4] A. Nannarelli,et al. A Radix-10 Combinational Multiplier , 2006, 2006 Fortieth Asilomar Conference on Signals, Systems and Computers.
[5] Luigi Dadda. Multioperand Parallel Decimal Adder: A Mixed Binary and BCD Approach , 2007, IEEE Transactions on Computers.
[6] J.-D. Nicoud. Iterative Arrays ror Radix Conversion , 1971, IEEE Transactions on Computers.