Power Efficient Simple Technique to Convert a Reset-and-Hold Into a True-Sample-and-Hold Using an Auxiliary Output Stage

A technique to implement true-sample-and-hold circuits that hold the output for almost the entire clock cycle without resetting to zero is introduced, alleviating the slew rate requirement on the op-amp. It is based on a Miller op-amp with an auxiliary output stage that increases power dissipation by only 1.3%. The circuit is offset-compensated and has close to rail-to-rail swing. Experimental results of a test chip prototype in 130nm CMOS technology with 0.3mW power dissipation are provided, which validate the proposed technique.

[1]  C. Rubia-Marcos,et al.  Rail-to-rail fully differential sample and hold based on differential difference amplifier , 2008 .

[2]  B. Wooley,et al.  A high-speed sample-and-hold technique using a Miller hold capacitance , 1991, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[3]  Gabor C. Temes,et al.  A high-frequency track-and-hold stage with offset and gain compensation , 1995 .

[4]  Montree Kumngern,et al.  Low-power sample and hold circuits using current conveyor analogue switches , 2018, IET Circuits Devices Syst..

[5]  Ramón González Carvajal,et al.  A free but efficient low-voltage class-AB two-stage operational amplifier , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Jaime Ramirez-Angulo,et al.  An Amplified Offset Compensation Scheme and Its Application in a Track and Hold Circuit , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  P.R. Kinget,et al.  A 0.5-V 1-Msps Track-and-Hold Circuit With 60-dB SNDR , 2007, IEEE Journal of Solid-State Circuits.

[8]  Luis H. C. Ferreira,et al.  CMOS implementation of precise sample-and-hold circuit with self-correction of the offset voltage , 2005 .

[9]  Chutham Sawigun,et al.  Analysis and Design of a Low-Voltage, Low-Power, High-Precision, Class-AB Current-Mode Subthreshold CMOS Sample and Hold Circuit , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Gabor C. Temes,et al.  Offset- and gain-compensated track-and-hold stages , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).