Logic and Layout Aware Level Converter Optimization for Multiple Supply Voltage

Multiple supply voltage (MSV) is an effective scheme to achieve low power. Recent works in MSV are based on physical level and aim at reducing physical overheads, but all of them do not consider level converter, which is one of the most important issues in dual-vdd design. In this work, a logic and layout aware methodology and related algorithms combining voltage assignment and placement are proposed to minimize the number of level converters and to implement voltage islands with minimal physical overheads. Experimental results show that our approach uses much fewer level converters (reduced by 83.23% on average) and improves the power savings by 16% on average compared to the previous approach [1]. Furthermore, the methodology is able to produce feasible placement with a small impact to traditional placement goals.

[1]  Borivoje Nikolic,et al.  Level conversion for dual-supply systems , 2004 .

[2]  Andrew B. Kahng,et al.  Placement feedback: a concept and method for better min-cut placements , 2004, Proceedings. 41st Design Automation Conference, 2004..

[3]  Sung Kyu Lim,et al.  Integrated retiming and simultaneous Vdd/Vth scaling for total power minimization , 2006, ISPD '06.

[4]  Chingwei Yeh,et al.  Layout techniques supporting the use of dual supply voltages for cell-based designs , 1999, DAC '99.

[5]  Evangeline F. Y. Young,et al.  Post-Placement Voltage Island Generation , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[6]  Yici Cai,et al.  Voltage Island Generation in Cell Based Dual-Vdd Design , 2007, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[7]  Majid Sarrafzadeh,et al.  Provably good algorithm for low power consumption with dual supply voltages , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[8]  Dennis Sylvester,et al.  Pushing ASIC performance in a power envelope , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[9]  David Blaauw,et al.  Power minimization using simultaneous gate sizing, dual-Vdd and dual-Vth assignment , 2004, Proceedings. 41st Design Automation Conference, 2004..

[10]  I-Min Liu,et al.  Post-placement voltage island generation under performance requirement , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[11]  Mark Horowitz,et al.  Clustered voltage scaling technique for low-power design , 1995, ISLPED '95.

[12]  Dennis Sylvester,et al.  A new algorithm for improved VDD assignment in low power dual VDD systems , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[13]  Andrew B. Kahng,et al.  Can recursive bisection alone produce routable, placements? , 2000, Proceedings 37th Design Automation Conference.

[14]  Kimiyoshi Usami,et al.  Automated low-power technique exploiting multiple supply voltages applied to a media processor , 1998 .

[15]  Yici Cai,et al.  Logic and Layout Aware Voltage Island Generation for Low Power Design , 2007, 2007 Asia and South Pacific Design Automation Conference.