Dual-power-path RF-DC multi-output power management unit for RFID tags

A dual-power-path (DPP) RF-DC topology is employed to design the power management unit for an EPC C1 G2 RFID tag using a 0.18µm CMOS process with 7 output voltages for signal processing blocks and OTP memory. The DPP technique splits the rectifier and reconfigures the RF-DC circuits depending on the state of input power, which saves storage capacitor size without sacrificing efficiency, or alternatively, improves efficiency without additional capacitance.

[1]  Martin Fischer,et al.  Fully integrated passive UHF RFID transponder IC with 16.7-μW minimum RF input power , 2003, IEEE J. Solid State Circuits.

[2]  Gerald Holweg,et al.  A Triple-Band Passive RFID Tag , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  Shoichi Masui,et al.  A Passive UHF RFID Tag LSI with 36.6% Efficiency CMOS-Only Rectifier and Current-Mode Demodulator in 0.35/spl mu/m FeRAM Technology , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[4]  G.K. Balachandran,et al.  A 110 nA Voltage Regulator System With Dynamic Bandwidth Boosting for RFID Systems , 2006, IEEE Journal of Solid-State Circuits.

[5]  Wooi Gan Yeoh,et al.  A CMOS 2.45-GHz radio frequency identification tag IC with read/write memory , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.