READ STABILITY AND POWER ANALYSIS OF A PROPOSED NOVEL 8 TRANSISTOR STATIC RANDOM ACCESS MEMORY CELL IN 45 NM TECHNOLOGY

This paper presents the analysis of static noise margin (SNM), power dissipation, access time and dynamic noise margin of a novel low power proposed 8T static random access memory (SRAM) cell for read operation. In the proposed structure two voltage sources are used, one is connected with the Bit line and the other is connected with Bitbar line in order to reduce the voltage swing at the output nodes of the bit and the bit bar lines. Simulation results for read static noise margin, read power dissipation, read access time and dynamic noise margin have been compared to those of other SRAM cells, reported in different literatures. It is shown that the proposed SRAM cell has better static noise margin and dissipates lesser power in comparison to other SRAM cells. Analog and schematic simulations have been done in 45nm environment with the help of Microwind 3.1 by using BSimM4 model.

[1]  Ajay Kumar Singh,et al.  A proposed symmetric and balanced 11-T SRAM cell for lower power consumption , 2009, TENCON 2009 - 2009 IEEE Region 10 Conference.

[2]  Chua-Chin Wang,et al.  A 4-kb Low-Power SRAM Design With Negative Word-Line Scheme , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Zhenyu Qi,et al.  Stacking SRAM banks for ultra low power standby mode operation , 2010, Design Automation Conference.

[4]  Kaushik Roy,et al.  Dynamic Vt SRAM: a leakage tolerant cache memory for low voltage microprocessors , 2002, ISLPED '02.

[5]  Kaushik Roy,et al.  A forward body-biased low-leakage SRAM cache: device, circuit and architecture considerations , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  J. Lohstroh.  Static and dynamic noise margins of logic circuits , 1979 .

[7]  Jason Liu,et al.  Circuit techniques for ultra-low power subthreshold SRAMs , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[8]  Binjie Cheng,et al.  Variability resilient low-power 7T-SRAM design for nano-scaled technologies , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).

[9]  David Blaauw,et al.  Yield-Driven Near-Threshold SRAM Design , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  S. Akashe,et al.  Modeling and Simulation of 7T SRAM Cell at Various Process Corners at 45 nm Process Technology , 2012, 2012 Second International Conference on Advanced Computing & Communication Technologies.

[11]  Dhiraj K. Pradhan,et al.  Single ended 6T SRAM with isolated read-port for low-power embedded systems , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[12]  Volkan Kursun,et al.  Low power and robust 7T dual-Vt SRAM circuit , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[13]  Ramalingam Sridhar,et al.  NC-SRAM - a low-leakage memory circuit for ultra deep submicron designs , 2003, IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings..

[14]  Anantha Chandrakasan,et al.  Optimal supply and threshold scaling for subthreshold CMOS circuits , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[15]  Kaushik Roy,et al.  DRG-cache: a data retention gated-ground cache for low power , 2002, DAC '02.

[16]  Luca Benini,et al.  Specification and analysis of power-managed systems , 2004, Proceedings of the IEEE.

[17]  Shilpi Birla,et al.  Leakage Current Minimization in Deep-Submicron Conventional Single Cell SRAM , 2010, 2010 International Conference on Recent Trends in Information, Telecommunication and Computing.

[18]  Magdy A. Bayoumi,et al.  Novel 7T sram cell for low power cache design , 2005, Proceedings 2005 IEEE International SOC Conference.

[19]  Zhiyu Liu,et al.  Characterization of a Novel Nine-Transistor SRAM Cell , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[20]  Zhi-Hui Kong,et al.  Design and Sensitivity Analysis of a New Current-Mode Sense Amplifier for Low-Power SRAM , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[22]  Do Anh Tuan,et al.  A 16Kb 10T-SRAM with 4x read-power reduction , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[23]  Kaushik Roy,et al.  Reducing leakage in a high-performance deep-submicron instruction cache , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[24]  Gu Ming,et al.  Low power SRAM design using charge sharing technique , 2005, 2005 6th International Conference on ASIC.

[25]  Yong-Bin Kim,et al.  A low leakage 9t sram cell for ultra-low power operation , 2008, GLSVLSI '08.

[26]  Mohab Anis,et al.  Statistical Design of the 6T SRAM Bit Cell , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[27]  Manisha Pattanaik,et al.  Design and Analysis of a Novel Low-Power SRAM Bit-Cell Structure at Deep-Sub-Micron CMOS Technology for Mobile Multimedia Applications , 2011 .

[28]  Magdy A. Bayoumi,et al.  Low-Power Cache Design Using 7T SRAM Cell , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[29]  Bastien Giraud,et al.  An Innovative 6T Hybrid SRAM Cell in sub-32 nm Double-Gate MOS Technology , 2010, 2010 Fifth IEEE International Symposium on Electronic Design, Test & Applications.

[30]  Koji Nii,et al.  An auto-backgate-controlled MT-CMOS circuit , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[31]  Alexander Fish,et al.  A 250 mV 8 kb 40 nm Ultra-Low Power 9T Supply Feedback SRAM (SF-SRAM) , 2011, IEEE Journal of Solid-State Circuits.

[32]  A.P. Chandrakasan,et al.  A 256-kb 65-nm Sub-threshold SRAM Design for Ultra-Low-Voltage Operation , 2007, IEEE Journal of Solid-State Circuits.

[33]  Alexander Fish,et al.  Sub-threshold and near-threshold SRAM design , 2010, 2010 IEEE 26-th Convention of Electrical and Electronics Engineers in Israel.

[34]  Zhi-Hui Kong,et al.  An 8T Differential SRAM With Improved Noise Margin for Bit-Interleaving in 65 nm CMOS , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[35]  Fahrettin Koc,et al.  Using content-aware bitcells to reduce static energy dissipation , 2011, 2011 IEEE 29th International Conference on Computer Design (ICCD).

[36]  Shi-Yu Huang,et al.  P-P-N Based 10T SRAM Cell for Low-Leakage and Resilient Subthreshold Operation , 2011, IEEE Journal of Solid-State Circuits.

[37]  Farshad Moradi,et al.  65NM sub-threshold 11T-SRAM for ultra low voltage applications , 2008, 2008 IEEE International SOC Conference.