Low-Power Noise-Immune Nanoscale Circuit Design Using Coding-Based Partial MRF Method

Reliability is one of the major concerns for ultralow power circuit designs. Markov random field (MRF) techniques have been applied to logic circuits to resist random noise when operating under ultralow supply voltage or sub-threshold voltage. Although conventional MRF networks can be easily mapped onto simple logic circuits, it becomes difficult when the circuits are large and complex. In this paper, we present a general coding-based partial MRF (CPMRF) method for multi-logic operations in one basic unit, which is referred to as a CPMRF pair. A CPMRF pair saves circuit area by sharing a common MRF network. It also inherits noise immunity from the MRF theory while obtaining noise immunity from the coding structure as a combination of robust “1s” and “0s.” The resulting architectures become more cost effective than conventional ones. To validate the performance of our proof-of-concept design, we fabricated a carry-lookahead adder implemented by the proposed CPMRF pairs using IBM 130-nm CMOS technology. Measurement results indicate that the CPMRF CLA can achieve high noise tolerance with 20% improvement while occupying 37.7% less area and reducing power consumption by 93% compared with the master-and-slave MRF CLA design.

[1]  Naresh R. Shanbhag,et al.  Energy-efficient soft error-tolerant digital signal processing , 2003, The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, 2003.

[2]  Krishna V. Palem,et al.  Energy, Performance, and Probability Tradeoffs for Energy-Efficient Probabilistic CMOS Circuits , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  A study of MRF-based circuit implementation , 2008, 2008 International Conference on Electronic Design.

[4]  Tsun-Hsu Chang.  Minimizing switching noise in a power distribution network using external coupled resistive termination , 2005, IEEE Transactions on Advanced Packaging.

[5]  Warren J. Gross,et al.  Efficient Stochastic Decoding of Non-Binary LDPC Codes with Degree-Two Variable Nodes , 2012, IEEE Communications Letters.

[6]  R.P. Jindal,et al.  Compact Noise Models for MOSFETs , 2006, IEEE Transactions on Electron Devices.

[7]  Lirida A. B. Naviner,et al.  A general cost-effective design structure for probabilistic-based noise-tolerant logic functions in nanometer CMOS technology , 2013, Eurocon 2013.

[8]  J. Neumann.  Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components , 1956 .

[9]  Stan Z. Li,et al.  Mathematical MRF Models , 2009 .

[10]  Howard C. Card,et al.  Stochastic Neural Computation I: Computational Elements , 2001, IEEE Trans. Computers.

[11]  Joseph L. Mundy,et al.  Optimizing noise-immune nanoscale circuits using principles of Markov random fields , 2006, GLSVLSI '06.

[12]  Naresh R. Shanbhag,et al.  Reliable low-power digital signal processing via reduced precision redundancy , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Joseph L. Mundy,et al.  Designing logic circuits for probabilistic computation in the presence of noise , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[14]  Jianhao Hu,et al.  Area-sharing cyclic structure MRF cirucits design in ultra-low supply voltage , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[15]  Jie Chen,et al.  A probabilistic-based design for nanoscale computation , 2004 .

[16]  Christophe Jégo,et al.  Stochastic Decoding of Turbo Codes , 2010, IEEE Transactions on Signal Processing.

[17]  F. Olyslager,et al.  Study of the ground bounce caused by power plane resonances , 1998 .

[18]  Avinoam Kolodny,et al.  Crosstalk noise reduction in synthesized digital logic circuits , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[19]  I-Chyn Wey,et al.  Hardware-efficient common-feedback Markov-random-field probabilistic-based noise-tolerant VLSI circuits , 2014, Integr..

[20]  K. Kameswar Reddy,et al.  Reliable Low-Power Multiplier Design using Fixed-Width Replica Redundancy Block , 2015 .

[21]  I-Chyn Wey,et al.  Reliable ultra-low-voltage low-power probabilistic-based noise-tolerant latch design , 2013, Microelectron. Reliab..

[22]  Wang Jun,et al.  Consideration of noise for efficient energy design of deep submicron VLSI chips , 2005, 2005 Asia-Pacific Microwave Conference Proceedings.

[23]  Sanjukta Bhanja,et al.  Probabilistic Error Modeling for Nano-Domain Logic Circuits , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[24]  Keshab K. Parhi,et al.  Lattice FIR digital filter architectures using stochastic computing , 2015, 2015 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP).

[25]  Mohamad Sawan,et al.  Delayed Stochastic Decoding of LDPC Codes , 2011, IEEE Transactions on Signal Processing.

[26]  H. De Man,et al.  Substrate noise generation in complex digital systems: efficient modeling and simulation methodology and experimental verification , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[27]  Jianhao Hu,et al.  Stochastic Iterative MIMO Detection System: Algorithm and Hardware Design , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[28]  An-Yeu Wu,et al.  A 0.18=μm Probabilistic-Based Noise-Tolerate Circuit Design and Implementation with 28.7dB Noise-Immunity Improvement , 2006, 2006 IEEE Asian Solid-State Circuits Conference.

[29]  Jehoshua Bruck,et al.  Transforming Probabilities With Combinational Logic , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[30]  R. I. Bahar,et al.  A Probabilistic Approach to Nano-computing , 2003 .

[31]  Eby G. Friedman,et al.  Scaling trends of on-chip power distribution noise , 2004 .

[32]  Jianbo Gao,et al.  Toward hardware-redundant, fault-tolerant logic for nanoelectronics , 2005, IEEE Design & Test of Computers.

[33]  M.A. Elgamel,et al.  Interconnect noise analysis and optimization in deep submicron technology , 2003, IEEE Circuits and Systems Magazine.

[34]  An-Yeu Wu,et al.  Design and Implementation of Cost-Effective Probabilistic-Based Noise-Tolerant VLSI Circuits , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.