Frequency compensation for two-stage operational amplifiers with improved power supply rejection ratio characteristic

A frequency compensation technique improving characteristic of power supply rejection ratio (PSRR) for two-stage operational amplifiers is presented. This technique is applicable to most known two-stage amplifier configurations. The detailed small-signal analysis of an exemplary amplifier with the proposed compensation and a comparison to its basic version reveal several benefits of the technique which can be effectively exploited in continuous-time filter designs. This comparison shows the possibility of PSRR bandwidth broadening of more than a decade, significant reduction of chip area, the unity-gain bandwidth and power consumption improvement. These benefits are gained at the cost of a non-monotonic phase characteristic of the open-loop differential voltage gain and limitation of a close-loop voltage gain. A prototype-integrated circuit, fabricated based on 0.35 μm complementary metal-oxide semiconductor technology, was used for the technique verification. Two pairs of amplifiers with the classical Miller compensation and a cascoded input stage were measured and compared to their improved counterparts. The measurement data fully confirm the theoretically predicted advantages of the proposed compensation technique.

[1]  Juha Kostamovaara,et al.  Single supply high PSRR class AB amplifier , 2008 .

[2]  M. A. Copeland,et al.  Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range , 1984 .

[3]  Ka Nang Leung,et al.  Analysis of multistage amplifier-frequency compensation , 2001 .

[4]  Gaetano Palumbo,et al.  Design methodology of Miller frequency compensation with current buffer/amplifier , 2008, IET Circuits Devices Syst..

[5]  Willy Sansen,et al.  Power supply rejection ratio in operational transconductance amplifiers , 1990 .

[6]  Stephen H. Lewis,et al.  Miller compensation using current buffers in fully differential CMOS two-stage operational amplifiers , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  G. Palumbo,et al.  An optimized compensation strategy for two-stage CMOS op amps , 1995 .

[8]  D.J. Allstot,et al.  A high performance low power CMOS channel filter , 1980, IEEE Journal of Solid-State Circuits.

[9]  W. Guggenbuhl,et al.  A general relationship between amplifier parameters, and its application to PSRR improvement , 1991 .

[10]  Phillip E Allen,et al.  CMOS Analog Circuit Design , 1987 .

[11]  G. Blakiewicz,et al.  A low-voltage fully-differential BiCMOS op amp for polyphase filter , 2002, ICCSC'02. 1st IEEE International Conference on Circuits and Systems for Communications. Proceedings (IEEE Cat. No.02EX605).

[12]  Juha Kostamovaara,et al.  PSRR improvement technique for single supply class AB power amplifiers , 2006 .

[13]  B.K. Ahuja,et al.  An improved frequency compensation technique for CMOS operational amplifiers , 1983, IEEE Journal of Solid-State Circuits.

[14]  Ka Nang Leung,et al.  Three-stage large capacitive load amplifier with damping-factor-control frequency compensation , 2000, IEEE Journal of Solid-State Circuits.

[15]  Alfio Dario Grasso,et al.  Comparison of the Frequency Compensation Techniques for CMOS Two-Stage Miller OTAs , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.