A still-image encoder based on adaptive resolution vector quantization featuring needless calculation elimination architecture

A still-image encoder based on vector quantization (VQ) has been developed using 0.35-/spl mu/m triple-metal CMOS technology for encoding a high-resolution still image. The chip employs the needless calculation elimination method and the adaptive resolution VQ (AR-VQ) technique. The needless calculation elimination method can reduce computational cost of VQ encoding to 40% or less of the full-search VQ encoding, while maintaining the accuracy of full-search VQ. AR-VQ realizes a compression ratio of over 1/200 while maintaining image quality. The processor can compress a still image of 1600/spl times/2400 pixels within 1 s and operates at 66 MHz with power dissipation of 660 mW under 2.5-V power supply, which is 1000 times larger performance per unit power dissipation than the software implementation on current PCs.

[1]  Chin-Liang Wang,et al.  A new VLSI architecture for full-search vector quantization , 1996, IEEE Trans. Circuits Syst. Video Technol..

[2]  Ya-Qin Zhang,et al.  Vector-based signal processing and quantization for image and video compression , 1995, Proc. IEEE.

[3]  K. Kotani,et al.  A parallel vector-quantization processor eliminating redundant calculations for real-time motion picture compression , 2000, IEEE Journal of Solid-State Circuits.

[4]  Nasser M. Nasrabadi,et al.  Image coding using vector quantization: a review , 1988, IEEE Trans. Commun..

[5]  Abraham Lempel,et al.  Compression of individual sequences via variable-rate coding , 1978, IEEE Trans. Inf. Theory.

[6]  H. Onodera,et al.  A Memory-based Parallel Processor for Vector Quantization , 1996, ESSCIRC '96: Proceedings of the 22nd European Solid-State Circuits Conference.

[7]  K. Kotani,et al.  A still image encoder based on adaptive resolution vector quantization realizing compression ratio over 1/200 featuring needless calculation elimination architecture , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[8]  T. Morimoto,et al.  A fully-parallel vector quantization processor for real-time motion picture compression , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[9]  John B. O'Neal.  Differential pulse-code modulation (PCM) with entropy coding , 1976, IEEE Trans. Inf. Theory.