Energy-efficient computing from systems-on-chip to micro-server and data centers

Energy-efficiency has become a key metric for a wide range of computing platforms from low power mobile processors all the way up to data centers. Utilizing the many cores and architectural heterogeneity have been shown to be very effective in increasing the energy efficiency, which implies more performance under the same or lower power consumption budgets. Despite the obvious differences between low power processors, servers and data centers, there is also a common mathematical foundation applicable across different domains. This paper overviews cutting-edge aspects of energy-efficient design of next-generation manycore systems and highlights future research and development challenges.

[1]  Paul Bogdan,et al.  A cyber-physical systems approach to personalized medicine: Challenges and opportunities for NoC-based multicore platforms , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[2]  Saurabh Dighe,et al.  A 48-Core IA-32 Processor in 45 nm CMOS Using On-Die Message-Passing and DVFS for Performance and Power Scaling , 2011, IEEE Journal of Solid-State Circuits.

[3]  David Atienza,et al.  Power-Thermal Modeling and Control of Energy-Efficient Servers and Datacenters , 2015, Handbook on Data Centers.

[4]  Dimitri P. Bertsekas,et al.  Data Networks , 1986 .

[5]  K. Diethelm,et al.  Fractional Calculus: Models and Numerical Methods , 2012 .

[6]  Antoine Fraboulet,et al.  Long-range dependence and on-chip processor traffic , 2009, Microprocess. Microsystems.

[8]  Ümit Y. Ogras,et al.  Predictive dynamic thermal and power management for heterogeneous mobile platforms , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[9]  Dilip Krishnaswamy,et al.  PROMETHEUS: A Proactive Method for Thermal Management of Heterogeneous MPSoCs , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Niraj K. Jha,et al.  GARNET: A detailed on-chip network model inside a full-system simulator , 2009, 2009 IEEE International Symposium on Performance Analysis of Systems and Software.

[11]  Vivek De.  Fine-grain power management in manycore processor and System-on-Chip (SoC) designs , 2015, 2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[12]  Sankalp Jain,et al.  Energy efficient scheduling for web search on heterogeneous microservers , 2015, 2015 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED).

[13]  Radu Marculescu,et al.  Statistical physics approaches for network-on-chip traffic characterization , 2009, CODES+ISSS '09.

[14]  C. Sparrow.  The Fractal Geometry of Nature , 1984 .

[15]  Radu Marculescu,et al.  The Chip Is the Network: Toward a Science of Network-on-Chip Design , 2009, Found. Trends Electron. Des. Autom..

[16]  Paul Bogdan,et al.  Mathematical Modeling and Control of Multifractal Workloads for Data-Center-on-a-Chip Optimization , 2015, NOCS.

[17]  Yuankun Xue,et al.  Mathematical models and control algorithms for dynamic optimization of multicore platforms: A complex dynamics approach , 2015, 2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[18]  Milo M. K. Martin,et al.  Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset , 2005, CARN.

[19]  Radu Marculescu,et al.  Non-Stationary Traffic Analysis and Its Implications on Multicore Platform Design , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.