Highly consistent bulk driven quasi floating gate (BDQFG) PMOS pseudo-resistor design and implementation in 0.18 micron meter technology

A highly linear Bulk Driven Quasi Floating Gate (BDQFG) PMOS pseudo-resistor is proposed using scaled capacitive voltage divider and gate voltage balancing circuitry. The concept of Incremental Resistance and %Consistency has been discussed and compared with already existing topologies in the literature. With the proposed circuit configuration in this paper, we have been able to achieve a resistance of 1TŌ for swept voltage ranging from −1V to 760mV along with a consistency factor of 90 %. Value of this resistance was found to increase to 3.5TŌ when the voltage values were swept from 760mV to 880mV and then remained constant till 1V value of swept voltage at zero Volt applicable to bulk of the device (VB = 0V). Incremental Resistance (IR) was found to be getting highly consistent (∼ 98 %) at VB = 0.6V over complete range of swept voltage with resistance values almost fixed to 1 TŌ. All the simulations have been conducted using 0.18 micron meter technology 6M1P standard CMOS process using BSIM3V3 PMOS transistor model. Proposed design of circuit is expected to find applications in bio-medical and RF field where there is a dire need to curb noise signals.

[1]  Antonio Torralba,et al.  Tunable Linear MOS Resistors Using Quasi-Floating-Gate Techniques , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Paul E. Hasler,et al.  Design of a binary-weighted resistor DAC using tunable linearized floating-gate CMOS resistors , 2006, IEEE Custom Integrated Circuits Conference 2006.

[3]  Kensall D. Wise,et al.  Band-tunable and multiplexed integrated circuits for simultaneous recording and stimulation with microelectrode arrays , 2005, IEEE Transactions on Biomedical Engineering.

[4]  Amir M. Sodagar,et al.  Analysis and Design of Tunable Amplifiers for Implantable Neural Recording Applications , 2011, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[5]  Moo Sung Chae,et al.  A 128-Channel 6mW Wireless Neural Recording IC with On-the-Fly Spike Sorting and UWB Tansmitter , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[6]  Paul E. Hasler,et al.  Tunable Highly Linear Floating-Gate CMOS Resistor Using Common-Mode Linearization Technique , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Yong Lian,et al.  A 1-V 450-nW Fully Integrated Programmable Biomedical Sensor Interface Chip , 2009, IEEE Journal of Solid-State Circuits.

[8]  Kensall D. Wise,et al.  Silicon neural recording arrays with on-chip electronics for in-vivo data acquisition , 2002, 2nd Annual International IEEE-EMBS Special Topic Conference on Microtechnologies in Medicine and Biology. Proceedings (Cat. No.02EX578).

[9]  Yong Ping Xu,et al.  A Compact, Low Input Capacitance Neural Recording Amplifier , 2013, IEEE Transactions on Biomedical Circuits and Systems.

[10]  Extreme Low-Power Mixed Signal IC Design: Subthreshold Source-Coupled Circuits , 2010 .

[11]  Edgar Sanchez-Sinencio,et al.  CMOS transconductance amplifiers, architectures and active filters: a tutorial , 2000 .

[12]  Tzu-Yun Wang,et al.  A Power-Efficient Highly Linear Reconfigurable Biopotential Sensing Amplifier Using Gate-Balanced Pseudoresistors , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  Carver A. Mead,et al.  Analog VLSI adaptive logarithmic wide-dynamic-range photoreceptor , 1994 .

[14]  Ramón González Carvajal,et al.  Biasing CMOS amplifiers using MOS transistors in subthreshold region , 2004, IEICE Electron. Express.

[15]  Timothy Denison,et al.  Integrated circuit amplifiers for multi-electrode intracortical recording , 2009, Journal of neural engineering.

[16]  Rahul Sarpeshkar,et al.  An Energy-Efficient Micropower Neural Recording Amplifier , 2007, IEEE Transactions on Biomedical Circuits and Systems.

[17]  R. R. Harrison,et al.  A low-power low-noise CMOS amplifier for neural recording applications , 2003, IEEE J. Solid State Circuits.

[18]  Srinjoy Mitra,et al.  A Neural Probe With Up to 966 Electrodes and Up to 384 Configurable Channels in 0.13 $\mu$m SOI CMOS , 2017, IEEE Transactions on Biomedical Circuits and Systems.

[19]  Pui-In Mak,et al.  An Integrated Circuit for Simultaneous Extracellular Electrophysiology Recording and Optogenetic Neural Manipulation , 2017, IEEE Transactions on Biomedical Engineering.

[20]  Luigi Raffo,et al.  A Precision Pseudo Resistor Bias Scheme for the Design of Very Large Time Constant Filters , 2017, IEEE Transactions on Circuits and Systems II: Express Briefs.

[21]  Sameer Sonkusale,et al.  Bandwidth tunable amplifier for recording biopotential signals , 2010, 2010 Annual International Conference of the IEEE Engineering in Medicine and Biology.

[22]  Tobi Delbrück,et al.  Adaptive photoreceptor with wide dynamic range , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[23]  Yong Ping Xu,et al.  A 1V 2.3/spl mu/W Biomedical Signal Acquisition IC , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.