Optimisation of 4H-SiC Enhancement Mode JFETs for High Performance and Energy Efficient Digital Logic in Extreme Environments
暂无分享,去创建一个
[1] Richard M. Van Slyke,et al. Letter to the Editor---Monte Carlo Methods and the PERT Problem , 1963 .
[2] G. Box,et al. Empirical Model-Building and Response Surfaces. , 1990 .
[3] Margaret J. Robertson,et al. Design and Analysis of Experiments , 2006, Handbook of statistics.
[4] H. Habib,et al. Effects of Process Variations on Silicon Carbide Devices for Extreme Environments , 2011 .
[5] D. Hong,et al. Optimum Design of Transverse Flux Linear Motor for Weight Reduction and Improvement Thrust Force Using Response Surface Methodology , 2008, IEEE Transactions on Magnetics.
[6] Ki-Chang Lee,et al. Electromagnet Weight Reduction in a Magnetic Levitation System for Contactless Delivery Applications , 2010, Sensors.
[7] Liang-Yu Chen,et al. Stable Electrical Operation of 6H–SiC JFETs and ICs for Thousands of Hours at 500 $^{\circ}\hbox{C}$ , 2008, IEEE Electron Device Letters.
[8] P. Neudeck,et al. Characterization of 6H-SiC JFET Integrated Circuits over a Broad Temperature Range from -150 °C to +500 °C , 2010 .
[9] Alexandre Yakovlev,et al. Statistical modelling of the variation in advanced process technologies using a multi-level partitioned response , 2008, IET Circuits Devices Syst..
[10] H. Ryssel,et al. NMOS Logic Circuits Using 4H-SiC MOSFETs for High Temperature Applications , 2010 .