A battery backup 64K CMOS RAM with double level aluminum technology

A 10mW 64K CMOS RAM with auto data retention mode will be described. The RAM was fabricated with a double-level aluminum process technology. To reduce active power, a split power control technique was employed. The address access time is 80ns.

[1]  Y. Akatsuka,et al.  Fully Static CMOS 16k RAM using Dynamic Circuitry Technique , 1980, ESSCIRC 80: 6th European Solid State Circuits Conference.

[2]  Masami Masuda,et al.  A 15nW standby power 64Kb CMOS RAM , 1982 .

[3]  S. Kohyama,et al.  A 64Kb CMOS RAM , 1982, 1982 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  T. Masuhara,et al.  A HI-CMOSII 8K × 8b static RAM , 1982, 1982 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.