A 144 Mb 8-level NAND flash memory with optimized pulse width programming
暂无分享,去创建一个
H. Arakawa | T. Ishida | K. Sakai | M. Miyashita | S. Takagi | K. Hiraga | K. Kamimura | H. Nobukata | S. Hiramatsu | I. Naiki | M. Noda | M. Itoh
[1] Young-Ho Lim,et al. A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme , 1995 .
[2] Tanaka,et al. A Multi-page Cell Architecture For High-speed Programming Multi-level NAND Flash Memories , 1997, Symposium 1997 on VLSI Circuits.