论文信息 - A scalable high-performance switched-capacitor filter

A scalable high-performance switched-capacitor filter

Switched-capacitor filters tend to display reduced performance when implemented at reduced feature size because of higher KT/C and 1/f noise, and reduced operational amplifier gain and swing. Descriptions are given of circuit solutions to certain performance degradations associated with technology scaling, including chopper stabilization, and class AB differential operational amplifier architecture. An experimental fifth-order elliptic PCM low-pass filter, using 3-/spl mu/m CMOS technology, achieved an area of 200 mil per pole. Typical measured results for a /spl plusmn/2.5-V power supply are a dynamic range of 87 dB and a power supply rejection ratio of 40 dB over 1-MHz range.

Chorng-Kuang Wang | Rinaldo Castello | P. Gray

[1] P.R. Gray,et al. A programmable CMOS dual channel interface processor for telecommunications applications , 1984, IEEE Journal of Solid-State Circuits.

[2] Stephen Wong,et al. Impact of Scaling on MOS Analog Performance , 1983 .

[3] P.R. Gray,et al. A low-noise chopper-stabilized differential switched-capacitor filtering technique , 1981, IEEE Journal of Solid-State Circuits.

[4] Rinaldo Castello,et al. Performance limitations in switched-capacitor filters , 1985 .

[5] R. Castello,et al. A high-performance micropower switched-capacitor filter , 1985, IEEE Journal of Solid-State Circuits.

[6] J.-C. Bertails. Low-frequency noise considerations for MOS amplifiers design , 1979 .

[7] C.A. Laber,et al. A family of differential NMOS analog circuits for a PCM codec filter chip , 1982, IEEE Journal of Solid-State Circuits.

[8] H.J. De Man,et al. Adaptive biasing CMOS amplifiers , 1982, IEEE Journal of Solid-State Circuits.

[9] D.J. Allstot,et al. A high performance low power CMOS channel filter , 1980, IEEE Journal of Solid-State Circuits.