Two Stage PUF

In this chapter the implementation details and the measurement results from a two-stage latch PUF are described. The PUF compares the currents through two mismatching transistors. This is done in two phases to minimize the effect of noise. The implementation was carried out in a 90 nm technology.