High-Level Modeling Approach for Analyzing the Effects of Traffic Models on Power and Throughput in Mesh-Based NoCs
暂无分享,去创建一个
[1] Li-Shiuan Peh,et al. High-level power analysis for on-chip networks , 2004, CASES '04.
[2] Luca Benini,et al. Networks on chip: a new paradigm for systems on chip design , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.
[3] Luca Benini,et al. Networks on Chips : A New SoC Paradigm , 2022 .
[4] P. Marwedel,et al. Design, Design Automation, And Test In Europe , 1997, IEEE Design & Test of Computers.
[5] Kai Hwang,et al. Advanced computer architecture - parallelism, scalability, programmability , 1992 .
[6] Mary K. Vernon,et al. Performance Analysis of Mesh Interconnection Networks with Deterministic Routing , 1994, IEEE Trans. Parallel Distributed Syst..
[7] Partha Pratim Pande,et al. Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.
[8] Anant Agarwal,et al. Limits on Interconnection Network Performance , 1991, IEEE Trans. Parallel Distributed Syst..
[9] William J. Dally,et al. Performance Analysis of k-Ary n-Cube Interconnection Networks , 1987, IEEE Trans. Computers.