论文信息 - A 2.5 GHz radiation hard fully self-biased PLL using 0.25 µm SOS-CMOS technology

A 2.5 GHz radiation hard fully self-biased PLL using 0.25 µm SOS-CMOS technology

This paper presents a radiation hard PLL using 0.25 µm SOS-CMOS technology for space applications. This PLL is fully self-biased and gives output frequency of 2.5GHz. This robust PLL successfully performs for all the process corners from −40°C to 80°C under Cadence-SpectreRF schematic and layout simulations. A new modification has been done on the differential buffers of the VCO used in the PLL to reduce phase noise. Simulation results from extracted layout including buffers and pads are enlisted for pre and post radiation environments.

E. Xiao | Partha Pratim Ghosh

[1] J.G. Maneatis,et al. Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[2] Christian Piguet,et al. A 320 MHz, 1.5 mW@1.35 V CMOS PLL for microprocessor clock generation , 1996 .

[3] Bogdan M. Wilamowski,et al. A radiation-hard phase-locked loop , 2003, 2003 IEEE International Symposium on Industrial Electronics ( Cat. No.03TH8692).

[4] James S. Cable,et al. UTSi CMOS: A Complete RF SOI Solution , 2000 .

[5] B. Razavi. PLL Design for a 500 MB/s Interface , 1996 .

[6] Behzad Razavi,et al. A 320 MHz, 1.5 mW @ 1.35 V CMOS PLL for Microprocessor Clock Generation , 2003 .

[7] Christer Svensson,et al. High-speed CMOS circuit technique , 1989 .

[8] J. Olsen,et al. Neutron-induced single event upsets in static RAMS observed a 10 km flight attitude , 1993 .

[9] Kartikeya Mayaram,et al. Characterization of 1.2GHz Phase Locked Loops and Voltage Controlled Oscillators in a Total Dose Radiation Environment , 2005 .

[10] Jin-Sheng Wang,et al. A PVT tolerant 0.18MHz to 600MHz self-calibrated digital PLL in 90nm CMOS process , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).