A Power-Efficient Two-Channel Time-Interleaved ΣΔ Modulator for Broadband Applications

A two-channel time-interleaved second-order sigma-delta modulator for broadband applications including asymmetrical digital subscriber line (ADSL) is presented. The proposed two-channel SigmaDelta modulator uses a single integrator channel which does not require additional active elements for the quantizer input generation, since the integrator outputs are directly used as the input of the quantizers. As a result, the entire modulator can be implemented using only two op-amps, which is beneficial for both power consumption and area. Furthermore, this architecture is robust to channel mismatch effects and can operate with a simple clocking scheme. The SigmaDelta modulator achieves a dynamic range of 85 dB over a 1.1-MHz signal bandwidth with an effective clock frequency of 132 MHz. The circuit is implemented in 0.18-mum CMOS technology using metal-insulator-metal capacitors. The total power consumption of the SigmaDelta modulator is 5.4mW from a 1.8-V supply and occupies an active area of 1.1 mm2

[1]  A. Wiesbauer,et al.  A power optimized 14-bit SC /spl Delta//spl Sigma/ modulator for ADSL CO applications , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[2]  B. A. Wooley,et al.  A 1.8-V digital-audio sigma-delta modulator in 0.8-/spl mu/m CMOS , 1997 .

[3]  Feng Chen,et al.  A High Resolution Multibit Sigma-delta Modulator With Individual Level Averaging , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.

[4]  L. Longo,et al.  A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8/spl times/ oversampling ratio , 2000, IEEE Journal of Solid-State Circuits.

[5]  Andrea Baschirotto,et al.  Behavioral modeling of switched-capacitor sigma-delta modulators , 2003 .

[6]  David A. Johns,et al.  Time-interleaved oversampling A/D converters: theory and practice , 1997 .

[7]  Ángel Rodríguez-Vázquez,et al.  Highly linear 2.5-V CMOS ΣΔ modulator for ADSL+ , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..

[8]  M. Waltari,et al.  A 10-bit 200 MS/s CMOS parallel pipeline A/D converter , 2001, Proceedings of the 26th European Solid-State Circuits Conference.

[9]  I. Fujimori,et al.  A 90 dB SNR, 2.5 MHz output rate ADC using cascaded multibit /spl Delta//spl Sigma/ modulation at 8x oversampling ratio , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[10]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[11]  V. Fong,et al.  A 64-MHz clock-rate /spl Sigma//spl Delta/ ADC with 88-dB SNDR and -105-dB IM3 distortion at a 1.5-MHz signal frequency , 2002 .

[12]  Franco Maloberti,et al.  Time-interleaved sigma-delta modulator using output prediction scheme , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  B. Wooley,et al.  A 1.8-V digital-audio sigma-delta modulator in 0.8-μm CMOS , 1997, IEEE J. Solid State Circuits.

[14]  P. P. Vaidyanathan,et al.  Multirate digital filters, filter banks, polyphase networks, and applications: a tutorial , 1990, Proc. IEEE.

[15]  F. Kuttner,et al.  A 6-bit 1.2-GS/s low-power flash-ADC in 0.13-/spl mu/m digital CMOS , 2005, IEEE Journal of Solid-State Circuits.

[16]  Andreas Wiesbauer,et al.  Modulator for ADSL CO Applications , 2004 .

[17]  Mücahit Kozak.  Novel Topologies for Time-Interleaved , 2000 .

[18]  KiYoung Nam,et al.  A low-voltage low-power sigma-delta modulator for broadband analog-to-digital conversion , 2005, IEEE Journal of Solid-State Circuits.

[19]  T. Fiez,et al.  A 14-bit delta-sigma ADC with 8/spl times/ OSR and 4-MHz conversion bandwidth in a 0.18-/spl mu/m CMOS process , 2004, IEEE Journal of Solid-State Circuits.

[20]  Tai-Haur Kuo,et al.  A wideband CMOS sigma-delta modulator with incremental data weighted averaging , 2002 .

[21]  Qiuting Huang,et al.  A 33mW 14b 2.5MSample/s /spl Sigma//spl Delta/ A/D converter in 0.25/spl mu/m digital CMOS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[22]  Qiuting Huang,et al.  A 25-MS/s 14-b 200-mW /spl Sigma//spl Delta/ Modulator in 0.18-/spl mu/m CMOS , 2004, IEEE Journal of Solid-State Circuits.

[23]  Franco Maloberti,et al.  Domino Free 4-Path Time-Interleaved Second Order Sigma-Delta Modulator , 2005 .