Centrality Indicators for Efficient and Scalable Logic Masking

Modifying the logic at register transfer level can help to protect a circuit against counterfeiting or illegal copying. By adding extra gates, the outputs can be controllably corrupted. Then the circuit operates correctly only if the right value is applied to the extra gates. The main challenge is to select the best position for these gates, to alter the circuit's behaviour as much as possible. However, another major point is the computational efficiency of the selection process, which should be as good as possible for integration in EDA tools. State-of-the art methods, based on fault analysis, are very demanding and cannot cope with large netlists in a reasonable runtime. We propose to use centrality indicators instead. Centrality is used to identify the most significant vertices of a graph. We show that, when used to select the nodes to modify, they lead to low correlation between original and altered outputs while being computationally efficient. We give experimental results on combinational benchmarks and compare to other previously proposed heuristics. We show that this method is the only efficient selection heuristic which is able to handle large netlists and integrate smoothly into EDA tools.

[1]  Giovanni De Micheli,et al.  The EPFL Combinational Benchmark Suite , 2015 .

[2]  M. Zelen,et al.  Rethinking centrality: Methods and examples☆ , 1989 .

[3]  Sayak Ray,et al.  Evaluating the security of logic encryption algorithms , 2015, 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[4]  J. Anthonisse.  The rush in a directed graph , 1971 .

[5]  Ankur Srivastava,et al.  Mitigating SAT Attack on Logic Locking , 2016, CHES.

[6]  Sezer Gören,et al.  Speeding Up Logic Locking via Fault Emulation and Dynamic Multiple Fault Injection , 2015, J. Electron. Test..

[7]  Lilian Bossuet,et al.  From secured logic to IP protection , 2016, Microprocess. Microsystems.

[8]  Jeyavijayan Rajendran,et al.  Security analysis of integrated circuit camouflaging , 2013, CCS.

[9]  Jarrod A. Roy,et al.  Ending Piracy of Integrated Circuits , 2010, Computer.

[10]  Ramesh Karri,et al.  On Improving the Security of Logic Locking , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Scott Davidson,et al.  ITC'99 Benchmark Circuits - Preliminary Results , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[12]  Ozgur Sinanoglu,et al.  SARLock: SAT attack resistant logic locking , 2016, 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[13]  Jeyavijayan Rajendran,et al.  Fault Analysis-Based Logic Encryption , 2015, IEEE Transactions on Computers.

[14]  Aric Hagberg,et al.  Exploring Network Structure, Dynamics, and Function using NetworkX , 2008, Proceedings of the Python in Science Conference.

[15]  Mark E. J. Newman.  A measure of betweenness centrality based on random walks , 2005, Soc. Networks.

[16]  Gert Sabidussi,et al.  The centrality index of a graph , 1966 .

[17]  Laura Ricci,et al.  Distributed Current Flow Betweenness Centrality , 2015, 2015 IEEE 9th International Conference on Self-Adaptive and Self-Organizing Systems.

[18]  Swarup Bhunia,et al.  HARPOON: An Obfuscation-Based SoC Design Methodology for Hardware Protection , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Jeyavijayan Rajendran,et al.  Security analysis of logic obfuscation , 2012, DAC Design Automation Conference 2012.

[20]  Igor L. Markov,et al.  Solving the Third-Shift Problem in IC Piracy With Test-Aware Logic Locking , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[21]  Ulrik Brandes,et al.  Centrality Measures Based on Current Flow , 2005, STACS.

[22]  Lilian Bossuet,et al.  Survey of hardware protection of design data for integrated circuits and intellectual properties , 2014, IET Comput. Digit. Tech..

[23]  Gábor Csárdi,et al.  The igraph software package for complex network research , 2006 .

[24]  Mark Mohammad Tehranipoor,et al.  Counterfeit Integrated Circuits: A Rising Threat in the Global Semiconductor Supply Chain , 2014, Proceedings of the IEEE.

[25]  Igor L. Markov,et al.  Protecting integrated circuits from piracy with test-aware logic locking , 2014, 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).