Non volatile semiconductor memories

This paper reviews progress in the development of nonvolatile semiconductor memories todate. A comparison of basic device concepts, charge transfer mechanisms and regions of charge transport provides the basis for projection of future trends and limitations, with emphasis on difficulties in research, development and product implementation of new device concepts. Attention is focused on non destructive Program/Erase (P/E) semiconductor devices.

[1]  Y. Yatsuda,et al.  A 16 kbit electrically erasable PROM using n-channel Si-gate MNOS technology , 1980, IEEE Journal of Solid-State Circuits.