High Current Matching over Full-Swing and Low-Glitch Charge Pump Circuit for PLLs

A high current matching over full-swing and low-glitch charge pump (CP) circuit is proposed. The cur- rent of the CP is split into two identical branches having one-half the original current. The two branches are con- nected in source-coupled structure, and a two-stage ampli- fier is used to regulate the common-source voltage for the minimum current mismatch. The proposed CP is designed in TSMC 0.18µm CMOS technology with a power supply of 1.8 V. SpectreRF based simulation results show the mis- match between the current source and the current sink is less than 0.1% while the current is 40 µA and output swing is 1.32 V ranging from 0.2 V to 1.52 V. Moreover, the transient output current presents nearly no glitches. The simulation results verify the usage of the CP in PLLs with the maximum tuning range from the voltage-controlled oscillator, as well as the low power supply applications.

[1]  Athanasios Tsitouras,et al.  A 1 V CMOS programmable accurate charge pump with wide output voltage range , 2011, Microelectron. J..

[2]  Akira Ishikawa,et al.  About the Authors , 2001 .

[3]  Igor M. Filanovsky,et al.  A novel design for deadzone-less fast charge pump with low harmonic content at the output , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[4]  Shahriar Mirabbasi,et al.  A charge-pump with a high output swing for PLL and CDR applications , 2010, Proceedings of the 8th IEEE International NEWCAS Conference 2010.

[5]  Young-Shig Choi,et al.  Gain-Boosting Charge Pump for Current Matching in Phase-Locked Loop , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Liter Siek,et al.  Design of a High Performance Charge Pump Circuit for Low Voltage Phase-locked Loops , 2007, 2007 International Symposium on Integrated Circuits.

[7]  Shin-Il Lim,et al.  Charge pump with perfect current matching characteristics in phase-locked loops , 2000 .

[8]  Byeong-Ha Park,et al.  Scheme for No Dead Zone, Fast PFD Design , 2002 .

[9]  José Silva-Martínez,et al.  Design and Analysis of an Ultrahigh-Speed Glitch-Free Fully Differential Charge Pump With Minimum Output Current Variation and Accurate Matching , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  In-Chul Hwang,et al.  Low-glitch, high-speed charge-pump circuit for spur minimisation , 2009 .

[11]  Dean Banerjee,et al.  Pll Performance, Simulation, and Design , 2003 .

[12]  Kai Di Feng,et al.  Spark current in charge pump of phase lock loop , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[13]  Keng L. Wong,et al.  A PLL clock generator with 5 to 110 MHz of lock range for microprocessors , 1992 .

[14]  David J. Allstot,et al.  A buffered charge pump with zero charge sharing , 2008, 2008 IEEE International Symposium on Circuits and Systems.