Hardware reduction in delta-sigma digital-to-analog converters via bus-splitting

This paper discusses a bus-splitting technique for hardware reduction in error feedback digital delta-sigma modulators (DDSMs). The technique is based on error masking and is applied to DDSMs with sinusoidal inputs. We consider the components that contribute to the output signal-to-noise ratio in conventional DDSMs and review new architectures for implementing the digital algorithms without sacrificing performance.

[1]  R. Schreier,et al.  Delta-sigma data converters : theory, design, and simulation , 1997 .

[2]  Chia-Yu Yao,et al.  Hardware Simplification to the Delta Path in a MASH 111 Delta–Sigma Modulator , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  B. Wooley,et al.  A 14-bit, 10-Msamples/s D/A converter using multibit ΣΔ modulation , 1999, IEEE J. Solid State Circuits.

[4]  Ian Galton.  One-bit dithering in delta-sigma modulator-based D/A conversion , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[5]  Michael Peter Kennedy,et al.  A novel implementation of dithered digital delta-sigma modulators via bus-splitting , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[6]  Michael Peter Kennedy,et al.  A nested digital delta-sigma modulator architecture for fractional-N frequency synthesis , 2010, 6th Conference on Ph.D. Research in Microelectronics & Electronics.

[7]  D. A. Rich,et al.  A minimal multibit digital noise shaping architecture , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[8]  K. Nguyen,et al.  A 108 dB SNR, 1.1 mW Oversampling Audio DAC With A Three-level DEM Technique , 2008, IEEE Journal of Solid-State Circuits.

[9]  I. Fujimori,et al.  A multibit delta-sigma audio DAC with 120-dB dynamic range , 2000, IEEE Journal of Solid-State Circuits.

[10]  Ian Galton,et al.  Granular quantization noise in the first-order delta-sigma modulator , 1993, IEEE Trans. Inf. Theory.

[11]  Wu Chou,et al.  Dithering and its effects on sigma-delta and multistage sigma-delta modulation , 1991, IEEE Trans. Inf. Theory.

[12]  Yiannos Manoli,et al.  ΣΔ Data Converters , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[13]  Ali Afzali-Kusha,et al.  Reduced complexity 1-bit high-order digital delta-sigma modulator for low-voltage fractional-N frequency synthesis applications , 2005 .

[14]  Juha Kostamovaara,et al.  A practical Δ-Σ modulator design method based on periodical behavior analysis. , 2005 .

[15]  Sudhakar Pamarti,et al.  Statistics of the Quantization Noise in 1-Bit Dithered Single-Quantizer Digital Delta–Sigma Modulators , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Zhipeng Ye,et al.  Hardware Reduction in Digital Delta–Sigma Modulators Via Error Masking—Part II: SQ-DDSM , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[17]  Dandan Li,et al.  Stable high-order delta-sigma digital-to-analog converters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  Michael Peter Kennedy,et al.  Hardware Reduction in Digital Delta-Sigma Modulators Via Bus-Splitting and Error Masking—Part I: Constant Input , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  Sudhakar Pamarti,et al.  LSB Dithering in MASH Delta–Sigma D/A Converters , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[21]  Zhipeng Ye,et al.  Hardware Reduction in Digital Delta-Sigma Modulators Via Error Masking - Part I: MASH DDSM , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.