A flash-based digital circuit design flow
暂无分享,去创建一个
[1] Byung-Gil Jeon,et al. A 64Gb 533Mb/s DDR interface MLC NAND Flash in sub-20nm technology , 2012, 2012 IEEE International Solid-State Circuits Conference.
[2] Sung-Soo Lee,et al. A 7MB/s 64Gb 3-bit/cell DDR NAND flash memory in 20nm-node technology , 2011, 2011 IEEE International Solid-State Circuits Conference.
[3] Eun-seok Choi,et al. Device considerations for high density and highly reliable 3D NAND flash cell in near future , 2012, 2012 International Electron Devices Meeting.
[4] Sang-Goo Jung,et al. Modeling of $V_{\rm th}$ Shift in nand Flash-Memory Cell Device Considering Crosstalk and Short-Channel Effects , 2008, IEEE Transactions on Electron Devices.
[5] David Bryan,et al. Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.
[6] Sabrina Hirsch,et al. Logic Minimization Algorithms For Vlsi Synthesis , 2016 .
[7] Giovanni Squillero,et al. RT-Level ITC'99 Benchmarks and First ATPG Results , 2000, IEEE Des. Test Comput..
[8] Shinobu Fujita,et al. Flash-based nonvolatile programmable switch for low-power and high-speed FPGA by adjacent integration of MONOS/logic and novel programming scheme , 2014, 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers.
[9] Paul D. Franzon,et al. FreePDK: An Open-Source Variation-Aware Design Kit , 2007, 2007 IEEE International Conference on Microelectronic Systems Education (MSE'07).
[10] K. Takeuchi,et al. Novel Co-Design of NAND Flash Memory and NAND Flash Controller Circuits for Sub-30 nm Low-Power High-Speed Solid-State Drives (SSD) , 2009, IEEE Journal of Solid-State Circuits.
[11] Yunheub Song,et al. The threshold voltage fluctuation of one memory cell for the scaling-down NOR flash , 2010, 2010 2nd IEEE InternationalConference on Network Infrastructure and Digital Content.
[12] Jonghoon Park,et al. 7.5 A 128Gb 2b/cell NAND flash memory in 14nm technology with tPROG=640µs and 800MB/s I/O rate , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).
[13] R. Fowler,et al. Electron Emission in Intense Electric Fields , 1928 .
[14] Peter Desnoyers,et al. Write Endurance in Flash Drives: Measurements and Analysis , 2010, FAST.
[15] Sunil P. Khatri,et al. A Ternary-Valued, Floating Gate Transistor-Based Circuit Design Approach , 2016, 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).
[16] Heeseung Jo,et al. A group-based wear-leveling algorithm for large-capacity flash memory storage systems , 2007, CASES '07.
[17] Vijayalakshmi Srinivasan,et al. Enhancing lifetime and security of PCM-based Main Memory with Start-Gap Wear Leveling , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[18] Tang-Hsuan Chung,et al. 20nm gate bulk-finFET SONOS flash , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[19] Sunil P. Khatri,et al. Implementing low power digital circuits using flash devices , 2016, 2016 IEEE 34th International Conference on Computer Design (ICCD).