Physics-Based Device-Circuit Cooptimization Scheme for 7-nm Technology Node SRAM Design and Beyond

This article presents a comprehensive assessment on the 6T static random access memory (SRAM) cell with 7-nm FinFET technology by implementing quantum physics-based device-circuit cooptimization. Seven key device design parameters and their multiple impacts on a 6T SRAM cell are systematically evaluated, focusing on materials band engineering, device design, circuit parameters tradeoff, and variation control. The area of SRAM cell under the same Fin quantization scheme remains constant in all evaluations. To the best of our knowledge, the most comprehensive discussion about circuit optimization from multiple device design parameters perspective is presented. Based on our cooptimization scheme, a SRAM cell is effectively designed. For a low-power and robust SRAM cell design, we achieve 56.7% reduction in leakage, 7.9% improvement in hold noise margin (HNM), 8.6% improvement in read noise margin (RNM), and 10.8% improvement in write margin (WM) at the expense of 19.3% increase in delay under design space of gate length (Lg) and spacer thickness (TSPC). For a high-speed SRAM cell design, we recommend focusing on the optimization of architecture and peripheral circuits. This framework not only has the advantages of easy implementation, technology-friendly, and high accuracy, but also suitable for path-finding researches on 5-nm node and beyond.

[1]  Kaushik Roy,et al.  Device-Circuit Cosimulation for Energy Efficiency in Sub-10-nm Gate Length Logic and Memory , 2016, IEEE Transactions on Electron Devices.

[2]  H. Yin,et al.  Physical Insights on Quantum Confinement and Carrier Mobility in Si, Si0.45Ge0.55, Ge Gate-All-Around NSFET for 5 nm Technology Node , 2018, IEEE Journal of the Electron Devices Society.

[3]  Jim Johnson,et al.  SOI FinFET nFET-to-pFET Tracking Variability Compact Modeling and Impact on Latch Timing , 2015, IEEE Transactions on Electron Devices.

[4]  I. Young,et al.  CMOS performance benchmarking of Si, InAs, GaAs, and Ge nanowire n- and pMOSFETs with Lg=13 nm based on atomistic quantum transport simulation including strain effects , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[5]  C. Kernstock,et al.  TCAD-based characterization of logic cells: Power, performance, area, and variability , 2017, 2017 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA).

[6]  Kaushik Roy,et al.  Optimization of Surface Orientation for High-Performance, Low-Power and Robust FinFET SRAM , 2006, IEEE Custom Integrated Circuits Conference 2006.

[7]  Wim Dehaene,et al.  Device circuit and technology co-optimisation for FinFET based 6T SRAM cells beyond N7 , 2017, 2017 47th European Solid-State Device Research Conference (ESSDERC).

[8]  M.-R. Lin,et al.  FinFETs — Technology and circuit design challenges , 2013, 2013 Proceedings of the European Solid-State Device Research Conference (ESSDERC).

[9]  C. Kernstock,et al.  Hierarchical TCAD device simulation of FinFETs , 2015, 2015 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD).

[10]  K. Roy,et al.  Technology and circuit design considerations in quasi-planar double-gate SRAM , 2006, IEEE Transactions on Electron Devices.

[11]  Sani R. Nassif,et al.  Variability Aware Simulation Based Design- Technology Cooptimization (DTCO) Flow in 14 nm FinFET/SRAM Cooptimization , 2015, IEEE Transactions on Electron Devices.

[12]  Shien-Yang Wu,et al.  Demonstration of a sub-0.03 um2 high density 6-T SRAM with scaled bulk FinFETs for mobile SOC applications beyond 10nm node , 2016, 2016 IEEE Symposium on VLSI Technology.

[13]  Kaushik Roy,et al.  Asymmetric underlapped FinFET based robust SRAM design at 7nm node , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[14]  Kaushik Roy,et al.  FinFET SRAM: Optimizing Silicon Fin Thickness and Fin Ratio to Improve Stability at iso Area , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[15]  T. Hiramoto,et al.  Experimental study on superior mobility in [110]-oriented UTB SOI pMOSFETs , 2005, IEEE Electron Device Letters.

[16]  Ming Liu,et al.  A Novel General Compact Model Approach for 7-nm Technology Node Circuit Optimization From Device Perspective and Beyond , 2019, IEEE Journal of the Electron Devices Society.

[17]  J. Zeng,et al.  A 7nm CMOS technology platform for mobile and high performance compute application , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).

[18]  C. Kernstock,et al.  Physical modeling - A new paradigm in device simulation , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[19]  Walter Hu,et al.  Quantum confinement induced performance enhancement in sub-5-nm lithographic Si nanowire transistors. , 2011, Nano letters.

[20]  Markus Karner,et al.  Exploring the design space of non-planar channels: Shape, orientation, and strain , 2013, 2013 IEEE International Electron Devices Meeting.