Exact Synthesis of Boolean Functions in Majority-of-Five Forms
暂无分享,去创建一个
[1] Giovanni De Micheli,et al. The EPFL Logic Synthesis Libraries , 2018, ArXiv.
[3] Giovanni De Micheli,et al. Busy man's synthesis: Combinational delay optimization with SAT , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.
[4] Giovanni De Micheli,et al. The EPFL Combinational Benchmark Suite , 2015 .
[5] Donald E. Knuth. The Art of Computer Programming, Volume 4, Fascicle 6: Satisfiability , 2015 .
[6] Giovanni De Micheli,et al. SAT Based Exact Synthesis using DAG Topology Families , 2018, 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC).
[7] Giovanni De Micheli,et al. Majority-Inverter Graph: A novel data-structure and algorithms for efficient logic optimization , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).
[8] Snider,et al. Digital logic gate using quantum-Dot cellular automata , 1999, Science.
[9] Giovanni De Micheli,et al. Exact Synthesis for Logic Synthesis Applications with Complex Constraints , 2017 .
[10] Robert K. Brayton,et al. ABC: An Academic Industrial-Strength Verification Tool , 2010, CAV.
[11] Giovanni De Micheli,et al. A Sound and Complete Axiomatization of Majority-n Logic , 2015, IEEE Trans. Computers.
[12] Mostafa Rahimi Azghadi,et al. Five-Input Majority Gate, a New Device for Quantum-Dot Cellular Automata , 2010 .
[13] Giovanni De Micheli,et al. Majority-Inverter Graph: A New Paradigm for Logic Optimization , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[14] Mathias Soeken,et al. Exact Synthesis of Majority-Inverter Graphs and Its Applications , 2017, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[15] Grigory Yaroslavtsev,et al. Finding Efficient Circuits Using SAT-Solvers , 2009, SAT.