High-speed simulator including accurate MTJ models for spintronics integrated circuit design
暂无分享,去创建一个
Hiroki Koike | Tetsuo Endoh | Takahiro Hanyu | Hiroaki Honjo | Takashi Ohsawa | Hideo Ohno | Yukihide Tsuji | Shunsuke Fukami | Ryusuke Nebashi | Noboru Sakimura | Tadahiko Sugibayashi | H. Ohno | T. Endoh | S. Fukami | T. Ohsawa | H. Koike | H. Honjo | T. Hanyu | R. Nebashi | N. Sakimura | T. Sugibayashi | Y. Tsuji
[1] Naoki Kasai,et al. Nonvolatile Magnetic Flip-Flop for Standby-Power-Free SoCs , 2009, IEEE J. Solid State Circuits.
[2] Saied N. Tehrani,et al. Thermally activated magnetization reversal in submicron magnetic tunnel junctions for magnetoresistive random access memory , 2002 .
[3] Y. Suzuki,et al. Inspection of intrinsic critical currents for spin-transfer magnetization switching , 2005, IEEE Transactions on Magnetics.
[4] H. Ohno,et al. Fabrication of a Nonvolatile Full Adder Based on Logic-in-Memory Architecture Using Magnetic Tunnel Junctions , 2008 .
[5] E. Belhaire,et al. Macro-model of Spin-Transfer Torque based Magnetic Tunnel Junction device for hybrid Magnetic-CMOS design , 2006, 2006 IEEE International Behavioral Modeling and Simulation Workshop.
[6] Yuichi Ito,et al. A 90nm 12ns 32Mb 2T1MTJ MRAM , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[7] Alexander Kostrov,et al. SPICE macro-model of magnetic tunnel nanostructure for digital applications and memory cells , 2010, 2010 Proceedings of VIth International Conference on Perspective Technologies and Methods in MEMS Design.
[8] Ryusuke Nebashi,et al. Nonvolatile Magnetic Flip-Flop for Standby-Power-Free SoCs , 2008, IEEE Journal of Solid-State Circuits.
[9] Jun Yang,et al. Energy reduction for STT-RAM using early write termination , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.
[10] Farbod Ebrahimi,et al. SPICE Macromodel of Spin-Torque-Transfer-Operated Magnetic Tunnel Junctions , 2010, IEEE Transactions on Electron Devices.