An on-chip test scheme for SRAMs

Semiconductor technology continues to progress dramatically. With the increasing density, the testing of RAM chips has become progressively more difficult. In this paper, a new approach to simplify the testing of large SRAMs (static RAMs), embedded in VLSI chips or as stand-alone chips, by incorporating additional circuitry is proposed.<<ETX>>

[1]  Younggap You,et al.  A Self-Testing Dynamic RAM Chip , 1985, IEEE Journal of Solid-State Circuits.

[2]  Kozo Kinoshita,et al.  Built-In Self-Testing RAM: A Practical Alternative , 1987, IEEE Design & Test of Computers.

[3]  Kewal K. Saluja,et al.  Built-in self-testing of random-access memories , 1990, Computer.

[4]  Jacob A. Abraham,et al.  TESTING OF SEMICONDUCTOR RANDOM ACCESS MEMORIES. , 1977 .

[5]  Ad J. van de Goor,et al.  Using March Tests to Test SRAMs , 1993, IEEE Des. Test Comput..