Energy-efficient Gaussian filter for image processing using approximate adder circuits

This paper proposes the use of approximate adder circuits for 3×3 and 5×5 Gaussian filter implementations. The Gaussian filter is a convolution operator which is used to blur images and to remove noise, whose convolution implementation can be designed in hardware using only shifts and addition operations. In this work we evaluate the levels of approximations in computing or loss of accuracy in the arithmetic dataflow that the Gaussian filter can tolerate for a set of eight images. Our work deals with different levels of approximation in Ripple Carry Adders (RCA) which are part of the Gaussian filters adder tree implemented in hardware, and later compared to the best precise implementation of the same filter. Our results show an average energy savings of up to 40% and 25% for the approximate 3×3 and 5×5 Gaussian filters, respectively, without compromising the overall filtered images quality.

[1]  K. Thongyoun,et al.  Design of A Gaussian Filter based on Particle Swarm Optimization for Automatic Visual Inspection System , 2010 .

[2]  Kaushik Roy,et al.  IMPACT: IMPrecise adders for low-power approximate computing , 2011, IEEE/ACM International Symposium on Low Power Electronics and Design.

[3]  Sergio Bampi,et al.  Approximate adder synthesis for area- and energy-efficient FIR filters in CMOS VLSI , 2015, 2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS).

[4]  Ehsanollah Kabir,et al.  Approximate Arithmetic for Low-Power Image Median Filtering , 2015, Circuits Syst. Signal Process..

[5]  Ku He,et al.  Controlled timing-error acceptance for low energy IDCT design , 2011, 2011 Design, Automation & Test in Europe.

[6]  Kaushik Roy,et al.  Dynamic Bit-Width Adaptation in DCT: An Approach to Trade Off Image Quality and Computation Energy , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Jie Han,et al.  Approximate computing: An emerging paradigm for energy-efficient design , 2013, 2013 18th IEEE European Test Symposium (ETS).

[8]  Kaushik Roy,et al.  Low-Power Digital Signal Processing Using Approximate Adders , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Andrew B. Kahng,et al.  Accuracy-configurable adder for approximate arithmetic designs , 2012, DAC Design Automation Conference 2012.

[10]  Zhi-Hui Kong,et al.  Design of Low-Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Gian Carlo Cardarilli,et al.  Imprecise arithmetic for low power image processing , 2012, 2012 Conference Record of the Forty Sixth Asilomar Conference on Signals, Systems and Computers (ASILOMAR).