ReSPIR: A Response Surface-Based Pareto Iterative Refinement for Application-Specific Design Space Exploration
暂无分享,去创建一个
[1] Thomas J. Santner,et al. The Design and Analysis of Computer Experiments , 2003, Springer Series in Statistics.
[2] Kevin Skadron,et al. CMP design space exploration subject to physical constraints , 2006, The Twelfth International Symposium on High-Performance Computer Architecture, 2006..
[3] Norman P. Jouppi,et al. CACTI: an enhanced cache access and cycle time model , 1996, IEEE J. Solid State Circuits.
[4] Sally A. McKee,et al. Methods of inference and learning for performance modeling of parallel applications , 2007, PPoPP.
[5] Sally A. McKee,et al. Efficiently exploring architectural design spaces via predictive modeling , 2006, ASPLOS XII.
[6] Vittorio Zaccaria,et al. Multi-objective design space exploration of embedded systems , 2003, J. Embed. Comput..
[7] Brad Calder,et al. Using SimPoint for accurate and efficient simulation , 2003, SIGMETRICS '03.
[8] Kalyanmoy Deb,et al. A Fast Elitist Non-dominated Sorting Genetic Algorithm for Multi-objective Optimisation: NSGA-II , 2000, PPSN.
[9] Anoop Gupta,et al. The SPLASH-2 programs: characterization and methodological considerations , 1995, ISCA.
[10] Robert V. Brill,et al. Applied Statistics and Probability for Engineers , 2004, Technometrics.
[11] Onur Mutlu,et al. Self-Optimizing Memory Controllers: A Reinforcement Learning Approach , 2008, 2008 International Symposium on Computer Architecture.
[12] Lothar Thiele,et al. Multiobjective evolutionary algorithms: a comparative case study and the strength Pareto approach , 1999, IEEE Trans. Evol. Comput..
[13] Per Runeson,et al. Efficient Evaluation of Multifactor Dependent System Performance Using Fractional Factorial Design , 2003, IEEE Trans. Software Eng..
[14] David M. Brooks,et al. Accurate and efficient regression modeling for microarchitectural performance and power prediction , 2006, ASPLOS XII.
[15] Hugh Garraway. Parallel Computer Architecture: A Hardware/Software Approach , 1999, IEEE Concurrency.
[16] Bernhard Sendhoff,et al. A critical survey of performance indices for multi-objective optimisation , 2003, The 2003 Congress on Evolutionary Computation, 2003. CEC '03..
[17] Heekuck Oh,et al. Neural Networks for Pattern Recognition , 1993, Adv. Comput..
[18] C. Hwang. Multiple Objective Decision Making - Methods and Applications: A State-of-the-Art Survey , 1979 .
[19] Yaochu Jin,et al. A Critical Survey of Performance Indices for Multi-Objective Optimisation , 2003 .
[20] Meeta Sharma Gupta,et al. System level analysis of fast, per-core DVFS using on-chip switching regulators , 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture.
[21] Frank Vahid,et al. Soft-core Processor Customization using the Design of Experiments Paradigm , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.
[22] Piotr Czyzżak,et al. Pareto simulated annealing—a metaheuristic technique for multiple‐objective combinatorial optimization , 1998 .
[23] Vincenzo Catania,et al. Efficient design space exploration for application specific systems-on-a-chip , 2007, J. Syst. Archit..
[24] Kalyanmoy Deb,et al. A fast and elitist multiobjective genetic algorithm: NSGA-II , 2002, IEEE Trans. Evol. Comput..
[25] Vittorio Zaccaria,et al. An Efficient Design Space Exploration Methodology for On-Chip Multiprocessors Subject to Application-Specific Constraints , 2008, 2008 Symposium on Application Specific Processors.
[26] Josep Torrellas,et al. Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors , 2008, 2008 International Symposium on Computer Architecture.
[27] Josep Torrellas,et al. Facelift: Hiding and slowing down aging in multicores , 2008, 2008 41st IEEE/ACM International Symposium on Microarchitecture.
[28] K. Keutzer,et al. System-level design: orthogonalization of concerns andplatform-based design , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[29] Margaret J. Robertson,et al. Design and Analysis of Experiments , 2006, Handbook of statistics.
[30] Ramon Canal,et al. Power/Performance/Thermal Design-Space Exploration for Multicore Architectures , 2008, IEEE Transactions on Parallel and Distributed Systems.
[31] Yen-Kuang Chen,et al. The ALPBench benchmark suite for complex multimedia applications , 2005, IEEE International. 2005 Proceedings of the IEEE Workload Characterization Symposium, 2005..
[32] Margaret Martonosi,et al. Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[33] Douglas M. Hawkins,et al. A statistically rigorous approach for improving simulation methodology , 2003, The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings..
[34] Kapil Vaswani,et al. A Predictive Performance Model for Superscalar Processors , 2006, 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06).
[35] Kapil Vaswani,et al. Construction and use of linear regression models for processor performance analysis , 2006, The Twelfth International Symposium on High-Performance Computer Architecture, 2006..
[36] Chris Murphy,et al. Dominance-Based Multiobjective Simulated Annealing , 2008, IEEE Transactions on Evolutionary Computation.
[37] Vittorio Zaccaria,et al. An efficient design space exploration methodology for multiprocessor SoC architectures based on response surface methods , 2008, 2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation.