Advanced TFT SRAM cell technology using a phase-shift lithography

An advanced TFT memory cell technology has been developed for making high-density and high-speed SRAM cells. The cell is fabricated using a phase-shift lithography that enables patterns with spaces of less than 0.25 /spl mu/m to be made using the conventional stepper. Cell area is also reduced by using a small cell-ratio and a parallel layout for the transistor. Despite the small cell-ratio, stable operation is assured by using advanced polysilicon PMOS TFT's for load devices. The effect of the Si/sub 3/N/sub 4/ multilayer gate insulator on the on-current and the influence of the channel implantation are also investigated. To obtain stable operation and extremely low stand-by power dissipation, a self-aligned offset structure for the polysilicon PMOS TFT is proposed and demonstrated. A leakage current of only 2 fA/cell and an on-/off-current ratio of 4.6/spl times/10/sup 6/ are achieved with this polysilicon PMOS TFT in a memory cell, which is demonstrated in a experimental 1-Mbit CMOS SRAM chip that has an access time of only 7 ns. >

[1]  M. Levenson,et al.  Improving resolution in photolithography with a phase-shifting mask , 1982, IEEE Transactions on Electron Devices.

[2]  Toshihiko Tanaka,et al.  A Novel Optical Lithography Technique Using the Phase-Shifter Fringe , 1991 .

[3]  Akira Nakamura,et al.  A stacked-CMOS cell technology for high-density SRAM's , 1992 .

[4]  Tsuneo Terasawa,et al.  0.3-micron Optical Lithography Using A Phase-Shifting Mask , 1989, Advanced Lithography.

[5]  M. Helm,et al.  A Low cost, microprocessor compatible, 18.4 um/sup 2/,6-t bulk cell technology for high speed SRAMS , 1993, Symposium 1993 on VLSI Technology.

[6]  Koichiro Ishibashi,et al.  A 7-ns 140-mW 1-Mb CMOS SRAM with current sense amplifier , 1992 .

[7]  M. Kitakata,et al.  A high performance polysilicon TFT using RTA and plasma hydrogenation applicable to highly stable SRAMs of 16 Mbit and beyond , 1992, 1992 Symposium on VLSI Technology Digest of Technical Papers.

[8]  C.-T. Liu,et al.  Inverted thin-film transistors with a simple self-aligned lightly doped drain structure , 1992 .

[9]  T. Nakayama,et al.  TFT (thin film transistor) cell technology for 4 Mbit and more high density SRAMs , 1990, Digest of Technical Papers.1990 Symposium on VLSI Technology.

[10]  Eiji Takeda,et al.  A 25 mu m/sup 2/, new poly-Si PMOS load (PPL) SRAM cell having excellent soft error immunity , 1988, Technical Digest., International Electron Devices Meeting.

[11]  T. Ema,et al.  A split wordline cell for 16 Mb SRAM using polysilicon sidewall contacts , 1991, International Electron Devices Meeting 1991 [Technical Digest].

[12]  K. Ishibashi,et al.  An alpha -immune, 2-V supply voltage SRAM using a polysilicon PMOS load cell , 1990 .

[13]  T. Yamanaka,et al.  A polysilicon transistor technology for large capacity SRAMs , 1990, International Technical Digest on Electron Devices.

[14]  H. Shichijo,et al.  Anomalous leakage current in LPCVD PolySilicon MOSFET's , 1985, IEEE Transactions on Electron Devices.

[15]  Eiji Takeda,et al.  A 5.9 mu m/sup 2/ super low power SRAM cell using a new phase-shift lithography , 1990, International Technical Digest on Electron Devices.