Impact of Scaling on Neutron-Induced Soft Error in SRAMs From a 250 nm to a 22 nm Design Rule

Trends in terrestrial neutron-induced soft-error in SRAMs from a 250 nm to a 22 nm process are reviewed and predicted using the Monte-Carlo simulator CORIMS, which is validated to have less than 20% variations from experimental soft-error data on 180-130 nm SRAMs in a wide variety of neutron fields like field tests at low and high altitudes and accelerator tests in LANSCE, TSL, and CYRIC. The following results are obtained: 1) Soft-error rates per device in SRAMs will increase x6-7 from 130 nm to 22 nm process; 2) As SRAM is scaled down to a smaller size, soft-error rate is dominated more significantly by low-energy neutrons (<; 10 MeV); and 3) The area affected by one nuclear reaction spreads over 1 M bits and bit multiplicity of multi-cell upset become as high as 100 bits and more.

[1]  Z. Fraenkel,et al.  Monte Carlo Calculations of Nuclear Evaporation Processes. III. Applications to Low-Energy Reactions , 1959 .

[2]  R. W. Peelle,et al.  Complete Hydrogen and Helium Particle Spectra from 30- to 60-MeV Proton Bombardment of Nuclei with A = 12 to 209 and Comparison with the Intranuclear Cascade Model , 1973 .

[3]  C. Hu,et al.  Alpha-particle-induced field and enhanced collection of carriers , 1982, IEEE Electron Device Letters.

[4]  Jr. Leonard R. Rockett.  An SEU-hardened CMOS data latch design , 1988 .

[5]  C. D. Bowman,et al.  The Los Alamos National Laboratory Spallation Neutron Sources , 1990 .

[6]  Tang,et al.  Cascade statistical model for nucleon-induced reactions on light nuclei in the energy range 50 MeV-1 GeV. , 1990, Physical review. C, Nuclear physics.

[7]  Edward Petersen,et al.  Geometrical factors in SEE rate calculations , 1993 .

[8]  Raoul Velazco,et al.  Two CMOS memory cells suitable for the design of SEU-tolerant VLSI circuits , 1994 .

[9]  Naohiro Hirakawa,et al.  Development of monoenergetic neutron calibration fields between 8 keV and 15 MeV , 1996 .

[10]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[11]  T. Skotnicki,et al.  Impact of the lateral source/drain abruptness on MOSFET characteristics and transport properties , 2003, IEEE International Electron Devices Meeting 2003.

[12]  Eishi Ibe,et al.  Single Event Effects of Semiconductor Devices at the Ground (特集 シンポジウム「半導体シングルイベント事象の物理と応用」) , 2004 .

[13]  H. Puchner,et al.  Investigation of multi-bit upsets in a 150 nm technology SRAM device , 2005, IEEE Transactions on Nuclear Science.

[14]  L.W. Massengill,et al.  Simultaneous single event charge sharing and parasitic bipolar conduction in a highly-scaled SRAM design , 2005, IEEE Transactions on Nuclear Science.

[15]  B.L. Bhuva,et al.  Charge Collection and Charge Sharing in a 130 nm CMOS Technology , 2006, IEEE Transactions on Nuclear Science.

[16]  Farid N. Najm,et al.  A Soft-Error Tolerant Content-Addressable Memory (CAM) Using An Error-Correcting-Match Scheme , 2006, IEEE Custom Integrated Circuits Conference 2006.

[17]  S. S. Chung,et al.  Spreading Diversity in Multi-cell Neutron-Induced Upsets with Device Scaling , 2006, IEEE Custom Integrated Circuits Conference 2006.

[18]  K.C. Mohr,et al.  Optimizing Radiation Hard by Design SRAM Cells , 2007, IEEE Transactions on Nuclear Science.

[19]  J Blomgren,et al.  The TSL neutron beam facility. , 2007, Radiation protection dosimetry.

[20]  A. Lesea,et al.  Experimental study and analysis of soft errors in 90nm Xilinx FPGA and beyond , 2007, 2007 9th European Conference on Radiation and Its Effects on Components and Systems.

[21]  S. Rezgui,et al.  New Methodologies for SET Characterization and Mitigation in Flash-Based FPGAs , 2007, IEEE Transactions on Nuclear Science.

[22]  T. D. Loveless,et al.  A Single-Event-Hardened Phase-Locked Loop Fabricated in 130 nm CMOS , 2007, IEEE Transactions on Nuclear Science.

[23]  E. Ibe,et al.  Installation and application of an intense 7Li(p,n) neutron source for 20-90 MeV region. , 2007, Radiation protection dosimetry.

[24]  Takashi S. Nakamura,et al.  Terrestrial Neutron-Induced Soft Errors in Advanced Memory Devices , 2008 .

[25]  Taiki Uemura,et al.  Using Low Pass Filters in Mitigation Techniques against Single-Event Transients in 45nm Technology LSIs , 2008, 2008 14th IEEE International On-Line Testing Symposium.

[26]  G. Espinel,et al.  Single Event Upset Mechanisms for Low-Energy-Deposition Events in SiGe HBTs , 2008, IEEE Transactions on Nuclear Science.

[27]  Norbert Seifert,et al.  Soft Error Rates of Hardened Sequentials utilizing Local Redundancy , 2008, 2008 14th IEEE International On-Line Testing Symposium.

[28]  Sarita V. Adve,et al.  SWAT : An Error Resilient System , 2008 .

[29]  R. Tsuchiya,et al.  Comprehensive study on vth variability in silicon on Thin BOX (SOTB) CMOS with small random-dopant fluctuation: Finding a way to further reduce variation , 2008, 2008 IEEE International Electron Devices Meeting.

[30]  L. Borucki,et al.  Comparison of accelerated DRAM soft error rates measured at component and system level , 2008, 2008 IEEE International Reliability Physics Symposium.

[31]  A. KleinOsowski,et al.  Clock and Reset Transients in a 90 nm RHBD Single-Core Tilera Processor , 2009, IEEE Transactions on Nuclear Science.

[32]  Johan Karlsson,et al.  Software Mechanisms for Tolerating Soft Errors in an Automotive Brake-Controller , 2009, DSN 2009.

[33]  R. Reed,et al.  Soft Error Sensitivities in 90 nm Bulk CMOS SRAMs , 2009, 2009 IEEE Radiation Effects Data Workshop.

[34]  A. N. Smirnov,et al.  Characterization of the ANITA Neutron Source for Accelerated SEE Testing at the Svedberg Laboratory , 2008, 2009 IEEE Radiation Effects Data Workshop.

[35]  Paul H. Eaton,et al.  SEE characterization and mitigation in ultra-deep submicron technologies , 2009, 2009 IEEE International Conference on IC Design and Technology.

[36]  peixiong zhao,et al.  Impact of Low-Energy Proton Induced Upsets on Test Methods and Rate Predictions , 2009, IEEE Transactions on Nuclear Science.

[37]  E. Blackmore.  Development of a Large Area Neutron Beam for System Testing at TRIUMF , 2009, 2009 IEEE Radiation Effects Data Workshop.

[38]  M.D. Berg,et al.  Single-Event Upsets and Multiple-Bit Upsets on a 45 nm SOI SRAM , 2009, IEEE Transactions on Nuclear Science.

[39]  T. Makino,et al.  Soft-Error Rate in a Logic LSI Estimated From SET Pulse-Width Measurements , 2009, IEEE Transactions on Nuclear Science.

[40]  M. Cabanas-Holmen,et al.  Heavy Ion and High Energy Proton-Induced Single Event Transients in 90 nm Inverter, NAND and NOR Gates , 2009, IEEE Transactions on Nuclear Science.