Leakage aware full adder cell

In deep submicron technologies, static power dominates total power consumption. Introducing leakage awareness to the basic building blocks of parallel architectures is a decisive factor to cut off the leakage currents when appropriate. In this paper, a leakage awareness technique is applied to the full adder cell (FA) of an array multiplier. This reduces the leakage current of the FA cell by approximately 20%, assuming that the multiplier is continuously running and that the input bits have equal probabilities of occurrence.

[1]  Lizy Kurian John,et al.  A novel low power energy recovery full adder cell , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[2]  Geoff V. Merrett,et al.  Leakage Power Analysis and Comparison of Deep Submicron Logic Gates , 2004, PATMOS.

[3]  Mark C. Johnson,et al.  Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks , 1998, ISLPED '98.

[4]  Magdy A. Bayoumi,et al.  A low power 10-transistor full adder cell for embedded architectures , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[5]  Hussain Al-Asaad,et al.  Survey and Evaluation of Low-Power Full-Adder Cells , 2004, ESA/VLSI.

[6]  Magdy Bayoumi,et al.  A novel high-performance CMOS 1-bit full-adder cell , 2000 .

[7]  Wu-Shiung Feng,et al.  New efficient designs for XOR and XNOR functions on the transistor level , 1994, IEEE J. Solid State Circuits.

[8]  T. N. Vijaykumar,et al.  Gated-V/sub dd/: a circuit technique to reduce leakage in deep-submicron cache memories , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[9]  Mahmut T. Kandemir,et al.  Leakage Current: Moore's Law Meets Static Power , 2003, Computer.