H.264 Macroblock Line Level Parallel Video Decoding on Embedded Multicore Processors
暂无分享,去创建一个
[1] Jung Ho Ahn,et al. McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[2] Faouzi Kossentini,et al. H.264/AVC baseline profile decoder complexity analysis , 2003, IEEE Trans. Circuits Syst. Video Technol..
[3] Nishihara Kosuke,et al. Parallelization of H.264 Video Decoder for Embedded Multicore Processor , 2007 .
[4] Leonid Ryzhyk,et al. The ARM Architecture , 2006 .
[5] Ben H. H. Juurlink,et al. Parallel H.264 Decoding on an Embedded Multicore Processor , 2009, HiPEAC.
[6] Erik B. van der Tol,et al. Mapping of H.264 decoding on a multiprocessor architecture , 2003, IS&T/SPIE Electronic Imaging.
[7] Jong-Tae Kim,et al. Novel approaches to parallel H.264 decoder on symmetric multicore systems , 2009, 2009 IEEE International Conference on Acoustics, Speech and Signal Processing.
[8] Kurt Keutzer,et al. Efficient Parallelization of H.264 Decoding with Macro Block Level Scheduling , 2007, 2007 IEEE International Conference on Multimedia and Expo.
[9] Shih-Hao Hung,et al. Coarse Grain Parallelization of H.264 Video Decoder and Memory Bottleneck in Multi-Core Architectures , 2011 .
[10] Javier D. Bruguera,et al. An FPGA architecture for CABAC decoding in manycore systems , 2008, 2008 International Conference on Application-Specific Systems, Architectures and Processors.