H.264 Macroblock Line Level Parallel Video Decoding on Embedded Multicore Processors

The adaptation of intensive calculation algorithms made the new emerging H.264 an efficient video codec. On the other hand, embedded processors are equipped with multicore processors, thus offering additional processing power. The H.264 codec cannot benefit from this processing power in its current state. One solution is to execute the codec on different cores concurrently. H.264 codec is a complex video compression standard that is widely used in multimedia applications. In this paper, a new parallelization technique for the H.264 decoder is proposed based on Macroblock (MB) lines distribution of a video frame on a multicore architecture. A pipeline for the Entropy Decoder (ED) at the slice level is also applied in order to speed up the processing time. Simulations conducted with High Definition (HD) resolutions show an upper limit speedup of 4.7 using the Baseline profile and 3.2 using the Main profile on a 16-core embedded processor.

[1]  Jung Ho Ahn,et al.  McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[2]  Faouzi Kossentini,et al.  H.264/AVC baseline profile decoder complexity analysis , 2003, IEEE Trans. Circuits Syst. Video Technol..

[3]  Nishihara Kosuke,et al.  Parallelization of H.264 Video Decoder for Embedded Multicore Processor , 2007 .

[4]  Leonid Ryzhyk,et al.  The ARM Architecture , 2006 .

[5]  Ben H. H. Juurlink,et al.  Parallel H.264 Decoding on an Embedded Multicore Processor , 2009, HiPEAC.

[6]  Erik B. van der Tol,et al.  Mapping of H.264 decoding on a multiprocessor architecture , 2003, IS&T/SPIE Electronic Imaging.

[7]  Jong-Tae Kim,et al.  Novel approaches to parallel H.264 decoder on symmetric multicore systems , 2009, 2009 IEEE International Conference on Acoustics, Speech and Signal Processing.

[8]  Kurt Keutzer,et al.  Efficient Parallelization of H.264 Decoding with Macro Block Level Scheduling , 2007, 2007 IEEE International Conference on Multimedia and Expo.

[9]  Shih-Hao Hung,et al.  Coarse Grain Parallelization of H.264 Video Decoder and Memory Bottleneck in Multi-Core Architectures , 2011 .

[10]  Javier D. Bruguera,et al.  An FPGA architecture for CABAC decoding in manycore systems , 2008, 2008 International Conference on Application-Specific Systems, Architectures and Processors.