FPGA implementation of a reconfigurable microprocessor

The implementation of an 8-b reconfigurable microprocessor (RM) in a memory-based FPGA (field programmable gate array) device (XILINX) is described. The RM is designed as an 8-b microprocessor with a complete instruction set (41), hardware and software interrupts, and a 2-Kb addressing range (11-b address bus). The author presents the tradeoffs involved in designing the architecture, the design for performance issues, and the possibilities for future development.

[1]  David E. van den Bout,et al.  AnyBoard: an FPGA-based, reconfigurable system , 1992, IEEE Design & Test of Computers.

[2]  H. Kanbara.  KUE-CHIP: a microprocessor for education of computer architecture and LSI design , 1990, Third Annual IEEE Proceedings on ASIC Seminar and Exhibit.

[3]  K. S. Perianayagam,et al.  FPGA implementation of the BH8000 wormhole router , 1991, [1991] Proceedings Fourth Annual IEEE International ASIC Conference and Exhibit.

[4]  Dar-Chang Juang,et al.  A color video camera using FPGA video processor , 1991, [1991] Proceedings Fourth Annual IEEE International ASIC Conference and Exhibit.