Associative Memory for Nearest-Hamming-Distance Search Based on Frequency Mapping

The developed associative-memory architecture utilizes a mapping operation of the Hamming distances into frequency space with ring oscillators programmable in discrete frequency steps. As a result fast word-parallel search of the nearest Hamming distance with low power consumption is obtained. Additionally, high robustness against fabrication-related variations of the MOSFET characteristics is achievable by design because the size of the frequency steps is a freely selectable design parameter which can be adjusted to compensate the variation magnitude. A quantitative analysis of within-die variation effects on the reliability of the associative-memory architecture is presented and guidelines for the choice of the design parameters at a given magnitude of the variation effects are derived. Feasibility and performance of this associative-memory architecture are experimentally evaluated with a VLSI design in 180 nm CMOS technology containing 64 reference patterns each consisting of 256 bits. The fabricated chip is correctly operating down to low supply voltages (Vdd) of 0.7 V. The power dissipation is less than 36.5 mW and 307 μW at supply voltages of 1.8 V (nominal supply) and 0.7 V, respectively. Measured search reliability is found to be in agreement with measured variations of the important design parameters and expectations from the variation analysis. In comparison to previously reported digital associative-memory designs, the achieved power dissipation is more than 5 times smaller, while the average search speed is only slightly improved. For Vdd = 1.8 V the search time ranges from a minimum of 50 ns at Hamming distance 0 to a maximum of 245 ns for the largest Hamming distance 255.

[1]  S. Nakahara,et al.  A design for a minimum Hamming-distance search using asynchronous digital techniques , 2005, IEEE Journal of Solid-State Circuits.

[2]  M. Ikeda,et al.  A high-speed and low-voltage associative co-processor with exact Hamming/Manhattan-distance estimation using word-parallel and hierarchical search architecture , 2004, IEEE Journal of Solid-State Circuits.

[3]  Chung-Hsun Huang,et al.  Design of high-performance CMOS priority encoders and incrementer/decrementers using multilevel lookahead and multilevel folding techniques , 2002 .

[4]  Tadashi Shibata,et al.  An image representation algorithm compatible with neural-associative-processor-based hardware recognition systems , 2003, IEEE Trans. Neural Networks.

[5]  K. Fujishima,et al.  A cost-efficient high-performance dynamic TCAM with pipelined hierarchical searching and shift redundancy architecture , 2005, IEEE Journal of Solid-State Circuits.

[6]  M. Ikeda,et al.  Time–domain minimum–distance detector and its application to low power coding scheme on chip interface , 1998, Proceedings of the 24th European Solid-State Circuits Conference.

[7]  Gabriel Valiente Combinatorial Pattern Matching Algorithms in Computational Biology Using Perl and R , 2009, Chapman and Hall / CRC mathematical and computational biology series.

[8]  Akio Kawabata,et al.  Low-power word-parallel nearest-Hamming-distance search circuit based on frequency mapping , 2010, 2010 Proceedings of ESSCIRC.

[9]  M. Miura-Mattausch,et al.  Correlating Microscopic and Macroscopic Variation With Surface-Potential Compact Model , 2009, IEEE Electron Device Letters.

[10]  Akio Kawabata,et al.  A 381 fs/bit, 51.7 nW/bit nearest hamming-distance search circuit in 65 nm CMOS , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[11]  Hans Jurgen Mattausch,et al.  Compact associative-memory architecture with fully parallel search capability for the minimum Hamming distance , 2002, IEEE J. Solid State Circuits.

[12]  Radford M. Neal Pattern Recognition and Machine Learning , 2007, Technometrics.

[13]  H.J. Mattausch,et al.  Developing a Reliable Learning Model for Cognitive Classification Tasks Using an Associative Memory , 2007, 2007 IEEE Symposium on Computational Intelligence in Image and Signal Processing.

[14]  H.J. Mattausch,et al.  HiSIM2: Advanced MOSFET Model Valid for RF Circuit Simulation , 2006, IEEE Transactions on Electron Devices.