Twiddle Factor Generation Using Chebyshev Polynomials and HDL for Frequency Domain Beamforming

Twiddle factor generation is considered a computationally intensive task in generic length, high resolution, FFT operations. In order to accelerate twiddle factor generation, we propose a reconfigurable hardware architecture based on Chebyshev polynomial expansion for computing the cosine and sine trigonometric functions under finite precision arithmetic. We show that our approach presents a flexible 3 decimal digits precision output for variable length FFT operations, since the same design space can be used for any power of 2 FFT length. In particular, this study focuses on communication systems incorporating frequency domain beamforming algorithms for single and multi-beams. The proposed architecture is competitive with classical designs i.e. Coordinate Rotation Digital Computer, CORDIC and Taylor Series by providing low latency, high precision twiddle factors for variable length FFT.

[1]  Jinglong Zhou.  A new method to generate twiddle factor using CORDIC based radix-4 FFT butterfly , 2013, 2013 International Conference on Communications, Circuits and Systems (ICCCAS).

[2]  Abbes Amira,et al.  An efficient MIMO-OFDM radix-2 Single-Path Delay Feedback FFT implementation on FPGA , 2015, 2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).

[3]  Jalal Abdulsayed Srar,et al.  Analysis of the RLMS adaptive beamforming algorithm implemented with finite precision , 2010, 2010 16th Asia-Pacific Conference on Communications (APCC).

[4]  Benjamin Allen,et al.  Adaptive Array Systems: Fundamentals and Applications , 2005 .

[5]  S. Azou,et al.  An algorithm for extremal eigenvectors computation of Hermitian matrices and its FPGA implementation , 2013, 2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS).

[6]  Sau-Gee Chen,et al.  Design of an efficient variable-length FFT processor , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[7]  Eduardo A. C. da Costa,et al.  Design of optimized radix-2 and radix-4 butterflies from FFT with decimation in time , 2016, 2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS).

[8]  Uwe Meyer-Baese.  Digital Signal Processing with Field Programmable Gate Arrays , 2001 .

[9]  Sau-Gee Chen,et al.  An efficient FFT twiddle factor generator , 2004, 2004 12th European Signal Processing Conference.

[10]  Amer Baghdadi,et al.  Hardware prototyping of FBMC/OQAM baseband for 5G mobile communication systems , 2014, RSP 2014.

[11]  Loïc Lagadec,et al.  A cost-effective approach for efficient time-sharing of reconfigurable architectures , 2017, 2017 International Conference on FPGA Reconfiguration for General-Purpose Computing (FPGA4GPC).

[12]  Chu Yu,et al.  Low-complexity twiddle factor generator for FFT processors , 2017, 2017 IEEE International Conference on Consumer Electronics (ICCE).

[13]  Umar Hamid,et al.  Performance comparison of time-domain and frequency-domain beamforming techniques for sensor array processing , 2014, Proceedings of 2014 11th International Bhurban Conference on Applied Sciences & Technology (IBCAST) Islamabad, Pakistan, 14th - 18th January, 2014.

[14]  Mateus Beck Fonseca,et al.  Exploiting addition schemes for the improvement of optimized radix-2 and radix-4 fft butterflies , 2017, 2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS).

[15]  Suraj N. Shinde,et al.  Twiddle factor generation using CORDIC processor for fingerprint application , 2015, 2015 International Conference on Computer, Communication and Control (IC4).

[16]  Mario Garrido.  A New Representation of FFT Algorithms Using Triangular Matrices , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  R. Navarro.  Frequency domain beamforming for a Deep Space Network Downlink Array , 2012, 2012 IEEE Aerospace Conference.

[18]  Yu Ting Chen,et al.  A Survey and Evaluation of FPGA High-Level Synthesis Tools , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.