Integrated all-digital low-dropout regulator as a countermeasure to power attack in encryption engines

Low-drop-out (LDO) voltage regulator modules are being increasingly integrated in the modern processors for efficient power management. This paper shows that an integrated All-Digital LDO (ADLDO) can also be used as a countermeasure against power measurement based side channel attacks. The current transformation introduced by integrated digital LDOs, coupled with the noise due to quantization and limited sampling rate in the control loop, helps suppress the side channel leakage. The ADLDO-based countermeasure is analyzed considering an Advanced Encryption Standard (AES) engine designed in 130nmCMOS. Correlation power analysis and signal-to-noise ratio of the current waveforms at the input of the ADLDO shows significant improvement in power attack resistance over the AES input current.

[1]  Vivek De,et al.  Impact of inductive integrated voltage regulator on the power attack vulnerability of encryption engines: A simulation study , 2014, Proceedings of the IEEE 2014 Custom Integrated Circuits Conference.

[2]  Paul C. Kocher,et al.  Differential Power Analysis , 1999, CRYPTO.

[3]  Selçuk Köse,et al.  Converter-Gating: A Power Efficient and Secure On-Chip Power Delivery System , 2014, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[4]  Sylvain Guilley,et al.  Quantifying the Quality of Side-Channel Acquisitions , 2011 .

[5]  Yu Zheng,et al.  Role of power grid in side channel attack and power-grid-aware secure design , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[6]  Arijit Raychowdhury,et al.  5.6 A 0.13μm fully digital low-dropout regulator with adaptive control and reduced dynamic stability for ultra-wide dynamic range , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[7]  Ke-Horng Chen,et al.  A Switchable Digital–Analog Low-Dropout Regulator for Analog Dynamic Voltage Scaling Technique , 2014, IEEE Journal of Solid-State Circuits.

[8]  Monodeep Kar,et al.  Exploring power attack protection of resource constrained encryption engines using integrated low-drop-out regulators , 2015, 2015 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED).

[9]  Kevin G. Stawiasz,et al.  5.2 Distributed system of digitally controlled microregulators enabling per-core DVFS for the POWER8TM microprocessor , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[10]  Thomas Zefferer,et al.  Evaluation of the Masked Logic Style MDPL on a Prototype Chip , 2007, CHES.

[11]  H. Barthelemy,et al.  On-Chip Voltage Regulator Protecting Against Power Analysis Attacks , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.

[12]  Habib Mehrez,et al.  Balancing WDDL dual-rail logic in a tree-based FPGA to enhance physical security , 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL).

[13]  Selçuk Köse,et al.  Leveraging on-chip voltage regulators as a countermeasure against side-channel attacks , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[14]  David Blaauw,et al.  Secure AES engine with a local switched-capacitor current equalizer , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[15]  Christof Paar,et al.  A Hardware-Based Countermeasure to Reduce Side-Channel Leakage: Design, Implementation, and Evaluation , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Christophe Clavier,et al.  Correlation Power Analysis with a Leakage Model , 2004, CHES.