Design and characterization of an integrated microwave generator for BIST applications

This paper presents a circuit architecture for a new integrated on chip test method for microwave circuits. The proposed built-in-self-test (BIST) cell targets a direct low-cost measurement technique of the gain and the 1 dB input compression point (CP1) of a K-band satellite receiver in the 18–22 GHz frequency bandwidth. A signal generator at the radiofrequency (RF) front end input of the device under test (DUT) has been integrated on the same chip. To inject this RF signal, a loopback technique has been used and the design has been accommodated for it. This paper focuses on the design of the most sensitive block of the BIST circuit, i.e. the RF signal generator. This circuit, fabricated in a SIGe:C BiCMOS process, consumes 10 mA. It presents a dynamic power range of 17 dB (−41; −24 dBm) and operates in a frequency range of 5.6 GHz (17.5; 23 GHz). This BIST circuit gives new perspectives in terms of test strategy, cost reduction, and measurement accuracy for microwave-integrated circuits and could be adapted for mm-wave circuits.

[1]  Mustapha Slamani,et al.  A low-cost test solution for wireless phone RFICs , 2003, IEEE Commun. Mag..

[2]  Liang-Hung Lu,et al.  A Build-in Self-Test Technique for RF Low-Noise Amplifiers , 2008, IEEE Transactions on Microwave Theory and Techniques.

[3]  K.T. Kornegay,et al.  A 25-GHz emitter degenerated LC VCO , 2004, IEEE Journal of Solid-State Circuits.

[4]  Bruce C. Kim,et al.  A new BIST scheme for 5GHz low noise amplifiers , 2004, Proceedings. Ninth IEEE European Test Symposium, 2004. ETS 2004..

[5]  Willy Sansen,et al.  Distortion in bipolar transistor variable-gain amplifiers , 1973 .

[6]  J. Melai,et al.  BiCMOS technology improvements for microwave application , 2008, 2008 IEEE Bipolar/BiCMOS Circuits and Technology Meeting.

[7]  A.A. Abidi,et al.  Phase Noise and Jitter in CMOS Ring Oscillators , 2006, IEEE Journal of Solid-State Circuits.

[8]  Qi Wang,et al.  RF front-end system gain and linearity built-in test , 2006, 24th IEEE VLSI Test Symposium.

[9]  H. Samavati,et al.  Reduction of Inductive Crosstalk Using Quadrupole Inductors , 2009, IEEE Journal of Solid-State Circuits.

[10]  Waleed Khalil,et al.  Millimeter-wave BiST and BiSC using a high-definition sub-ranged detector in 90nm CMOS , 2010, 2010 53rd IEEE International Midwest Symposium on Circuits and Systems.

[11]  Sidina Wane,et al.  Two Complementary Methods for Parasitic Coupling Reduction within MMIC's , 2010, 2010 Third International Conference on Advances in Circuits, Electronics and Micro-electronics.

[12]  John Ferrario,et al.  Architecting millisecond test solutions for wireless phone RFICs , 2002, Proceedings. International Test Conference.