Layout Technique for Single-Event Transient Mitigation via Pulse Quenching

A layout technique that exploits single-event transient pulse quenching to mitigate transients in combinational logic is presented. TCAD simulations show as much as 60% reduction in sensitive area and 70% reduction in pulse width for some logic cells.

[1]  B. Narasimham,et al.  Extended SET Pulses in Sequential Circuits Leading to Increased SE Vulnerability , 2008, IEEE Transactions on Nuclear Science.

[2]  B.L. Bhuva,et al.  Effect of Well and Substrate Potential Modulation on Single Event Pulse Shape in Deep Submicron CMOS , 2007, IEEE Transactions on Nuclear Science.

[3]  R. Allmon,et al.  On the radiation-induced soft error performance of hardened sequential elements in advanced bulk CMOS technologies , 2010, 2010 IEEE International Reliability Physics Symposium.

[4]  B L Bhuva,et al.  The Effect of Layout Topology on Single-Event Transient Pulse Quenching in a 65 nm Bulk CMOS Process , 2010, IEEE Transactions on Nuclear Science.

[5]  P. Eaton,et al.  Single-Event Transient Pulse Quenching in Advanced CMOS Logic Circuits , 2009, IEEE Transactions on Nuclear Science.

[6]  L.W. Massengill,et al.  Simultaneous single event charge sharing and parasitic bipolar conduction in a highly-scaled SRAM design , 2005, IEEE Transactions on Nuclear Science.

[7]  L W Massengill,et al.  Demonstration of a Differential Layout Solution for Improved ASET Tolerance in CMOS A/MS Circuits , 2010, IEEE Transactions on Nuclear Science.

[8]  B.L. Bhuva,et al.  Charge Collection and Charge Sharing in a 130 nm CMOS Technology , 2006, IEEE Transactions on Nuclear Science.

[9]  B.L. Bhuva,et al.  Differential Analog Layout for Improved ASET Tolerance , 2007, IEEE Transactions on Nuclear Science.

[10]  M. Cabanas-Holmen,et al.  Heavy Ion and High Energy Proton-Induced Single Event Transients in 90 nm Inverter, NAND and NOR Gates , 2009, IEEE Transactions on Nuclear Science.

[11]  A.F. Witulski,et al.  Directional Sensitivity of Single Event Upsets in 90 nm CMOS Due to Charge Sharing , 2007, IEEE Transactions on Nuclear Science.