Investigation and optimization of STI dry-etch induced overlay through patterned wafer geometry tool
暂无分享,去创建一个
Tung-Ying Lee | Tsu-Wen Huang | Ying-Cheng Chuang | Hsuan-Jui Huang | Chung-Chang Liu | Hsiao-Lun Chu | Sheng-Yu Chen | Ming-Ju Li | Jun-Eu Tang | Chiou-Shoei Chee | Choon-Wai Chang | Ming Li | Y. Chuang | Tung-Ying Lee | C. Chang | H. Huang | Chung-Chang Liu | Tsu-Wen Huang | H. Chu | Sheng-Yu Chen | Jun-Eu Tang | C. Chee
[1] Harry J. Levinson,et al. Principles of Lithography , 2001 .
[2] O. Vatel,et al. Experimental investigation and manufacturing solution of the rapid thermal process induced overlay residue , 2012, 2012 SEMI Advanced Semiconductor Manufacturing Conference.
[3] Nelson Felix,et al. Characterization and mitigation of overlay error on silicon wafers with nonuniform stress , 2014, Advanced Lithography.
[4] Timothy A. Brunner,et al. Patterned wafer geometry (PWG) metrology for improving process-induced overlay and focus problems , 2016, Advanced Lithography.