A novel variation insensitive clock distribution methodology

A new clock distribution technique is introduced in this paper. The technique avoids repeaters completely and distributes the clock directly on the passive interconnect network. The wires can be highly lossy, yet the clock is delivered with a very good shape and eye. The technique uses the characteristics of the interconnect to attenuate all frequency components equally. The resulting clock at the sinks does not depend on supply variations at all and only depends on the LC time constant of the wires. Interestingly, the technique works even better with higher clock frequencies. Signal equalization and boosting at the clock source is applied to further improve the clock shape at the receivers.

[1]  Yu Cao,et al.  New generation of predictive technology model for sub-45nm design exploration , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[2]  D. Cheng Field and wave electromagnetics , 1983 .

[3]  M.P. Li Jitter Challenges and Reduction Techniques at 10 Gb/s and Beyond , 2009, IEEE Transactions on Advanced Packaging.

[4]  Yehea Ismail,et al.  On-Chip Inductance in High Speed Integrated Circuits , 2001 .

[5]  Yehea I. Ismail,et al.  Accurate analytical delay modeling of CMOS clock buffers considering power supply variations , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[6]  Jeong-A Lee,et al.  High Performance Microprocessor Design Methods Exploiting Information Locality and Data Redundancy for Lower Area Cost and Power Consumption , 2004, Asia-Pacific Computer Systems Architecture Conference.