A design flow for optimal circuit design using resource and timing estimation

In this paper, we study and investigate resource estimation methods that are used in circuit design for Field Programmable Gate Arrays (FPGAs). These methods usually estimate the amount of resources to be consumed by a hardware design before circuit synthesis takes place. The purpose of this study is to analyze the suitability of an estimation method for a design flow. A framework is also proposed to help the optimization process of the design. This framework automatically optimizes the design by finding potential parallelism in the design and applies it while considering the available resource and time constraints.

[1]  Alok N. Choudhary,et al.  Accurate area and delay estimators for FPGAs , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[2]  Axel Jantsch,et al.  FPGA resource and timing estimation from Matlab execution traces , 2002, Proceedings of the Tenth International Symposium on Hardware/Software Codesign. CODES 2002 (IEEE Cat. No.02TH8627).

[3]  W. Miller,et al.  Designing a high performance FPGA-using the PREP Benchmarks , 1993, Proceedings of WESCON '93.

[4]  Fadi J. Kurdahi,et al.  Accurate prediction of quality metrics for logic level designs targeted toward lookup-table-based FPGAs , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Reiner W. Hartenstein,et al.  A decade of reconfigurable computing: a visionary retrospective , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[6]  Fadi J. Kurdahi,et al.  MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications , 2000, IEEE Trans. Computers.

[7]  Prithviraj Banerjee,et al.  Macro-models for high-level area and power estimation on FPGAs , 2006, Int. J. Simul. Process. Model..

[8]  João M. P. Cardoso,et al.  On estimations for compiling software to FPGA-based systems , 2005, 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP'05).

[9]  Gabriella Kókai,et al.  Quick Estimation of Resources of FPGAs and ASICs Using Neural Networks , 2005, LWA.

[10]  William Fornaciari,et al.  An area estimation methodology for FPGA based designs at systemc-level , 2004, Proceedings. 41st Design Automation Conference, 2004..

[11]  Brad Hutchings,et al.  Field-Programmable Custom Computing Machines , 2000 .

[12]  Fadi J. Kurdahi,et al.  Fast area estimation to support compiler optimizations in FPGA-based reconfigurable systems , 2002, Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[13]  Gerhard Tröster,et al.  High-Level Area and Performance Estimation of Hardware Building Blocks on FPGAs , 2000, FPL.

[14]  Fadi J. Kurdahi,et al.  Compile-time area estimation for LUT-based FPGAs , 2006, TODE.

[15]  Prithviraj Banerjee.  An overview of a compiler for mapping MATLAB programs onto FPGAs , 2003, ASP-DAC '03.

[16]  Jean Luc Philippe,et al.  Design Space Pruning Through Early Estimations of Area/Delay Tradeoffs for FPGA Implementations , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  S. Kliman.  Prep benchmarks reveal performance and capacity tradeoffs of programmable logic devices , 1994, Proceedings Seventh Annual IEEE International ASIC Conference and Exhibit.

[18]  Rudy Lauwereins,et al.  Design methodology for a tightly coupled VLIW/reconfigurable matrix architecture: a case study , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[19]  Niu Gang,et al.  Area and delay estimation for FPGA implementation of coarse-grained reconfigurable architectures , 2006, LCTES '06.