A low-power, ultra-low capacitance BICMOS process applied to a 2 GHz low-noise amplifier

A BICMOS process is presented that includes an ultra-low capacitance NPN bipolar transistor (PRET) together with conventional 10 GHz single-poly NPN and MOS devices. Isolation is done using shallow (STI) and deep trenches. The mechanism of capacitance reduction by STI is discussed. The PRET concept, with a 0.2 /spl mu/m-wide emitter is shown to yield record low capacitances (emitter/base: 1.5 fF, collector/base: 1 fF) combined with high-frequency capability (the cut-off frequency is 14 GHz). This concept is demonstrated in a 2 GHz low-noise amplifier. Proper functioning is obtained at a 3 times lower power consumption than previously reported in literature.

[1]  P.A. van der Plas,et al.  Geometry Dependent Bird's Beak Formation for Submicron LOCOS Isolation , 1989, ESSDERC '89: 19th European Solid State Device Research Conference.

[2]  Peter Baltus,et al.  DECT Zero IF Receiver Front End , 1994 .

[3]  T. Takada,et al.  Bipolar technology for 0.5-micron-wide base transistor with an ECL gate delay of 21.5 picoseconds , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[4]  Rainer Kokozinski,et al.  Microwave wideband amplifiers in bulk-CMOS and CMOS/SIMOX technologies , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[5]  R. A. Hadaway,et al.  A low-voltage silicon bipolar RF front-end for PCN receiver applications , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[6]  P. Baltus,et al.  Poly-ridge emitter transistor (FRET): simple low-power option to a bipolar process , 1993, Proceedings of IEEE International Electron Devices Meeting.

[7]  R. Lane,et al.  Single polysilicon layer advanced super high-speed BiCMOS technology , 1989, Proceedings of the Bipolar Circuits and Technology Meeting.