Design and demonstration of reliability-aware Ge gate stacks with 0.5 nm EOT